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ABSTRACT 
Electrical control and protection circuits are developed for 
a multi-channel , paralleled ac system and for a multi-channeled, 
paralleled dc system. Electrical control for each of the two sys-
tems consists of automatic paralleling circuits and electrical 
contactor control circuits. Protection circuits for the ac system 
include overvoltage, undervoltage, overfrequency, underfrequency , 
frequency reference protection, overcurrent, load division and dif-
ferential current. Protection circuits for the dc system are the 
same as for the ac system except that no frequency protection cir-
cuits are included. Test results verify and demonstrate the 
developed technology. 
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PREFACE 
The work described herein was done at the Aerospace Electrical 
Division, Westinghouse Electric Corporation, under NASA Contract NAS 
3-2792. Mr. Francis Gourash, Space Power Systems Division, NASA-Lewis 
Research Center, was the Project Manager for NASA. The entire program, 
"Parallel Operation of Static Inverters and Converters and Evaluation of 
Magnetic Materials, " is described in five reports: 
"Inverter-Converter Parallel Operation" defines and experimentally 
verifies the circuit conditions that must exist for operating static inverters 
and static converters in parallel (NASA CR-1224). 
"Inverter-Converter Automatic Paralleling and Protection" defines and 
experimentally verifies the electrical control and protection circuits neces-
sary for isolating faulted inverters and converters from a parallel system 
while maintaining continuity of high-quality electric power to load equipment 
(NASA CR-1225). 
"Evaluation of Magnetic Materials for Static Inverters and Converters" 
defines the magnetic characteristics of improved materials for magnetic 
components as applied in advanced static inverters or static converters (NASA 
CR-1226). 
"Load Programmers, static Switches, and Annunciator for Inverters and 
Converters" assesses the characteristics of static electrical switches for 
both ac and dc systems, defines the characteristics of a load programmer for 
maintaining power to the critical system loads, and provides an annunciator 
function for displaying inverter and/or converter operating conditions (NASA 
CR-72454). 
"Parallel Operation of Static Inverters and Converters and Evaluation of 
Magnetic Materials" is the summary report (NASA CR-72455). 
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INVERTER-CONVERTER AUTOMATIC 
PARALLELING AND PROTECTION 
by C.L. Doughman, B.A. Marino, N.D. Lenhart 
SUMMARY 
One approach for increasing the electric power capacity 
of a static conversion system is to operate inverters or con-
verters electrically in parallel. NASA CR-1224 presents the 
theory and circuit techniques require d to operate inverters or 
converters in parallel. 
Once the technology for paralleling inverters and conver-
ters is developed, the next consideration is the development of 
practical circuit techniques for controlling and protecting 
these inverters or converters in a paralleled electrical sys-
tem. The purpose of this report is to present the results ot 
' such development. 
Electrical control and protection circuits are developed 
for a multi-channel, paralleled ac system and for a multi-
channel, paralleled dc system. The ac system consists of sev-
eral static inverters which convert dc power into multi-phase 
ac power . . The dc system consists of several converters which 
increase dc power to a higher voltage level. 
Electrical control for each of the two systems consists of 
automatic paralleling circuits and electrical-contactor control 
circuits. 
Protection circuits for the ac system include overvoltage, 
undervoltage, overfrequency, underfrequency, frequency reference 
protection, overcurrent load division and differential current. 
Protection circuits for the dc system include all protec-
tion listed for the ac system except that no overfrequency and 
underfrequency circuits are included. 
, 
Test results are discussed for both a two-channel, 400-Hz, 
ac system and a two-channel dc system to demonstrate the developed 
technology for future space applications. 
----- - -
INTRODUCTION 
As space missions become more complex and increase in 
scope and duration, the required magnitude of electric power 
will increase. This increasing electric power requirement 
can be met by developing larger static inversion equipment 
for converting dc power into multi-phase ac power or into 
higher voltage dc power. 
An alternate and more practical approach for obtaining 
higher power systems is to operate inverters or converters in 
parallel redundant systems. In this way, higher power level 
systems can be constructed using state-of-the-art inverters 
or converters. The resulting parallel system can be more 
reliable and has greater flexibility than a single inverter 
or converter system or a standby-redundant-system of the same 
rating. 
This use of multiple systems operating electrically in 
parallel has been common in aircraft power systems where rotat-
ing generators develop the required electric power. Hence, 
many of the philosophies and techniques developed for aircraft 
systems can be extended to static conversion equipment for 
space missions. 
Numerous developments of static inverters have resulted in 
circuit concepts that can be applied to space applications 
(refs. 1 and 2). 
The purpose of the work described herein has been to 
extend the control and protection concepts for paralleled 
power generation systems to static-inverter or static-
converter systems. 
A static inverter is a device which transforms dc power 
to multi-phase (usually three-phase) ac power. A static 
converter is a device which transforms dc power of one voltage 
level to dc power of another voltage level (usually higher). 
The main objective of the work described in this report 
is to develop the automatic control and protection circuits 
for a parallel system consisting of several inverters or con-
verters and for the interconnecting distribution system 
necessary to provide power to utilization equipment. 
' A power system can be described as a group of subsystems 
interconnected to provide power to the utilization equipment 
as illustrated in figure 1. A subsystem consists of an inver-
ter or a converter, a feeder system with contactors, and load 
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or utilization busses. Since the system under investigation 
is a parallel system, the means of interconnection between 
subsystems is provided by the tie bus. The tie bus provides a 
current path so that each inverter or converter supplies only 
its share of the total system load. 
The zones indicated in figure 1 are used later in the _ 
description of faults in the distribution system of a paralle~ 
system. The circled lettered points in figure 1 indicate 
various sensing points for voltage, current, or frequency moni-
toring circuits used in the control and protection circuits. 
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The control functions consist of starting an inverter or 
converter, monitoring the power quality, connecting it to the 
load bus, paralleling it to the tie bus, and interconnecting the 
load-division circuits. The protection function consists of 
overcurrent protection for various portions of the distribution 
system, power quality protection, and load-division protection. 
, Table I describes the characteristics of the inverters and 
converters for which the breadboard control and protection cir-
cuits were designed. 
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Table I. - Characteristics of Power 
Sources Used in This Study 
Input: 
Voltage 
Current 
Output: 
Capacity 
Frequency 
Voltage 
Current (Steady State) 
Current (Fault) 
Current Division 
(Paralleled) 
Recovery Time: 
Application and Re-
moval of Full Load 
(See Appendix A) 
INVERTER 
28 ±3 volts 
o to 45 amperes 
750 volt-amperes 
400 Hz ±O.l% 
120/208 wye, ±3% 
2.18 amps/phase 
4.4 amps 
10% of ' rated 
current 
70 milliseconds 
CONVERTER 
28 ±3 volts 
o to 45 amperes 
746 watts 
direct current 
153 vo 1 ts, t 3 % 
4.88 amps 
10 amps 
10% of rated 
current 
70 milliseconds 
1-
INVERTER 
ICS 
ICC 
INV OCP 
LOAD OCP 
OF 
UF 
FRP 
MOS 
OV 
UV 
DP 
LDP 
LDC 
TD 
LBC 
TBC 
SUSS 
SYNC 
MLC 
CONVERTER 
CCS 
CCC 
COCP 
TBOC 
AP 
DTB 
MOS 
OV 
t.jV 
DP 
LDP 
LDC 
TD 
LBC 
TBC 
MLC 
SYMBOLS 
Control Switch 
Control Contactor 
Overcurrent Protection 
Load Bus Overcurrent 
Tie Bus Overcurrent 
Auto-Paralleling 
Dead Tie Bus 
Overfrequency 
Underfrequency 
Frequency Reference Protection 
Manual Override Switch 
Overvoltage 
Undervoltage 
Differential Protection 
Load Division Protection 
Load Division Control 
Time Delay 
Load Bus Contactor 
Tie Bus Contactor 
Start-up Synchronizing Signal 
Synchronizing Signal Between 
Inverters 
Manual Load Control 
CONTROL AND PROTECTION FOR PARALLELED 
STATIC INVERTERS AND CONVERTERS 
Philosophy of Control and Protection 
The purpose of an electric power system is to supply 
power to a load. Many malfunctions of individual system 
components or system faults may occur which could prevent 
system operation. Therefore, the system must be designed to 
supply power even though a number of system failures occur. 
Simply stated, the electric power system must be reliable. 
The definition of reliability, as it applies to a system de-
sign, is the probability that the system will perform its 
functions (l) within specified limits; (2) for a specified 
period of time; and (3) under specified operating conditions. 
In considering the basic design for system applications,-
the system functions must be defined and the ground rules 
must be established. Limits of normal and abnormal operation 
must be established and the necessary protection for the 
- ----- - - -- - --
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system must be determined. Since the period of operation and 
the operating conditions are influenced primarily by the in-
dividual application, these specifications do not affect the 
basic system philosophy but rather only the detailed design of 
individual system components. 
Any electric power system can be considered to consist 
of two parts: (1) the power source with its associated con-
~rol circuits that act to maintain the output power within 
specified limits; and (2) the load and distribution network. 
~ince both parts are susceptible to malfunction or failure, 
the effect on system operation of failures in either of these 
areas must be considered and a means to maintain basic system 
requirements must be provided. 
If the system consisted of only one power source, a 
power source failure would result in loss of the entire 
electrical system. However, if multiple power sources are 
provided, the failure of one source will not cause a failure 
of the entire system. From this, two criteria result: 
(1) The total power capacity of an electric power system 
shall consist of a number of power sources. 
(2) The system load shall be supplied even with the loss 
of some of the power sources. 
This can be extended to cover the system loads. If the 
total system load were supplied from a common point, a failure 
at this point would appear as a total load fault and result in 
the loss of the entire system load. However, if the total 
system load consisted of a number of smaller loads that could 
be isolated should a failure occur on one, the remaining loads 
would not be affected. A third criterion for system operation 
is thus established. 
(3) The total system load shall consist of a number of 
individual load connection points (load busses). 
This is accomplished by providing system protection capable 
of selective isolation of the faulted area while maintaining 
maximum system load capability. 
It is necessary to define protection prior to determining 
detailed requirements for normal operation. System protection 
is , intended to prevent sustained abnormal or excessive transient 
conditions that may result in damage to, or malfunction of, 
either system utilization equipment or power sources. System 
protection is provided for abnormal system voltages, currents, 
6 
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and (for ac systems) frequencies. Although system protection 
will not adjust or regulate the basic system parameters, it 
will monitor system parameters and isolate a faulted portion of 
the system after providing time for corrective action to occur. 
Corrective action is provided either by the power-source regu-
lating circuits or by the load-bus secondary protection (fuses, 
thermal circuit breakers, and the like). 
The protection consists of two types. The first type pro-
vides protection for system failures that occur during system 
operation, for example, abnormal voltage protection. This pro-
tection will prevent sustained abnormal voltage conditions. 
The second type of protection prevents operation of the 
system until certain conditions are satisfied, thus avoiding 
occurrence of abnormal conditions. An example is the automatic 
paralleling of two power sources only when specific output 
power conditions are satisfied. If the two sources were 
allowed to parallel without satisfying certain conditions, 
possible damage to, or failure of, the entire system could 
result. From this, the fourth basic criterion for system 
operation is established. 
(4) System protection shall isolate system faults before 
damage occurs to any other portion of the system while maintain-
ing maximum load capacity. 
Thus, the entire electric power system consists of a 
number of subsystems, each containing a power source, a portion 
of the total electrical load, and the required protection 
necessary to selectively isolate the faulted portion while 
maintaining maximum system load capacity. Figure I is a line 
diagram of such a system. 
Approach to Control and Protection 
In any electric power system, the basic system parameters 
of voltage, current, and (for ac systems) frequency are main-
tained within certain limits to assure compatibility between 
the system. power sources and utilization equipment. A sus-
tained variation of the system parameters outside these limits 
is considered an abnormal condition. A discussion of the 
causes of abnormal conditions and the action required to pro-
vide the necessary protection follows. 
Abnormal current conditions. - Abnormal current conditions 
can occur during either parallel or isolated system operation. 
For parallel system operation, abnormal current conditions can 
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be caused by a failure of the load-division control circuit 
within the power source, by faults in the distribution system, 
or by system overloads. Abnormal current conditions during 
isolated system operation occur because of a system fault or 
an overload condition. To provide reliable system operation 
that satisfies both the second and fourth system operating 
criteria, protection must be provided for the following con-
ditions. 
Failure of the load-division control circuit. - Parallel 
system operation requires that the system load be divided 
among the power sources in proportion to their volt-ampere 
rating. Circuits have been developed to adjust the internal 
voltages of the power sources to force equal load division 
among the paralleled units (NASA CR-1224). It was determined 
that the load division between paralleled inverters or con-
verters coule be maintained within 10 percent of their nominal 
rating (0.22 amperes per phase for the test inverters, and 
0.5 amperes for the test converters). System protection is 
required to provide corrective action if a load-division con-
trol circuit fails. Since the load unbalance is a result of 
a failure in the load division control circuit, the load 
division protection circuit isolates the subsystem from the 
remainder of the system. The subsystem is then operated as 
an isolated system supplying its own load. 
Load unbalance among the paralleled units can occur as 
either a transient or steady-state condition. When large 
system loads are applied or when power sources with various 
loads are paralleled, load unbalance will occur for short 
periods. These unbalances are caused not by failure of the 
load-division control circuits but by inherent characteristics 
of the load-division control circuits. These conditions will 
not affect the system operation nor result in malfunction of 
the power source. The transient response of the load-division 
control circuits was determined from load-division tests to be 
less than 70 milliseconds. These data are shown in the appendix. 
To prevent nuisance operation of system protection, the 
load-division protection circuits must be compatible with the 
transient-response characteristics of the load-division control 
circuits. This is accomplished by providing a time delay that 
is initiated by the load-division protection circuit. This 
time delay must be longer than the transient response of the 
load-division control circuits but shorter than the maximum 
overload capability of the power sources themselves. 
The load-division protection circuit must also be compatible 
with the overload capability of the power source. The maximum 
8 
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overload capacity was chosen as 120 percent to be compatible with 
the overload rating of the power source and to provide a reason-
able safety margin. 
Summarizing, the load-division protection must operate when 
the load unbalance among paralleled power sources exceeds 10 to 
20 percent of their rated load for a period greater than the 
time delay. If the current unbalance persists beyond the time 
delay, the tie bus contactor is tripped isolating the subsystem 
from the tie bus. 
Parallel system overcurrent faults. - During parallel system 
operation, feeder faults may occur anywhere within the system. 
To aid in determining the location of a fault, the parallel sys-
tem is divided into three zones. The fault protection is intended 
to protect only the power sources and the distribution network 
and not the individual loads connected to the subsystem load 
buses. The protection for these individual loads must be pro-
vided by secondary protection which consists of thermal circuit 
breakers, current limiters, or fuses. The fault and overload 
characteristics of these devices closely match those of the 
individual loads and provide selective fault isolation for indi-
vidual load faults. 
Zone 1 includes the power source and the distribution feeders 
up to the load-bus contactor (figure 1). The protection provided 
within this zone is intended to protect against feeder faults 
that occur on the output of the power source. This output extends 
to the load-bus contactor since this is the first point at which 
the power source can be isolated from the system. No secondary 
protection for clearing a fault is provided within Zone 1; hence, 
coordination of fault protection is not necessary. The Zone 1 
fault is isolated from the entire system and the load bus can be 
connected to the system through the tie bus. 
The protection provided for faults occurring within Zone 1 
de-energizes the power source and trips the load bus contactor. 
No time delay other than that inherent within the protection 
circuit is required. 
Zone 2 includes the subsystem load bus and the distribution 
system between the load-bus contactor and the tie-bus contactor 
(figure 1). During parallel system operation, faults that occur 
within this zone are supplied by both the subsystem power source 
and all other subsystems connected to the system tie bus. A 
fault within this zone is a result of a fault on either the sub-
system load bus that will be cleared by the secondary protection 
provided for individual loads or a feeder fault that will not be 
cleared by the secondary protection. The system protection pro-
vided for this zone must distinguish between these two types of 
9 
faults. A time delay provides time for the secondary protection 
within the load bus to clear the fault, thus providing the 
necessary protection and coordination. 
Faults occurring in Zone 2 and persisting beyond the time 
delay must be isolated from both the power source and the system 
tie bus by tripping the tie-bus contactor and load-bus contactor. 
Zone 3, for each subsystem, includes the entire system 
beyond the tie bus contactor (figure 1). A fault occurring in 
Zone 3 appears as a tie-bus fault for each subsystem, although 
the fault may actually occur within Zone 1 or Zone 2 of any other 
subsystem. 
For faults occurring on the system tie bus, the Zone 3 
fault protection of each subsystem must isolate each subsystem 
from the system tie bus. For faults that occur within Zones I 
or 2 of another subsystem, the tie-bus fault protection of the 
unfaulted subsystems must coordinate with the Zone 1 or Zone 2 
protection of the faulted subsystem to allow sufficient time 
to isolate the fault without isolating all systems from the 
tie bus. Time delays provide the necessary coordination. The 
lengths of the time delays are sufficient to allow the second-
ary protection for the individual loads on any subsystem to 
clear the fault. 
For faults occurring in Zone 3 of each subsystem, the fault 
protection coordinates with Zone 1 and Zone 2 protection of other 
subsystems to allow removal of faults within these zones prior to 
isolation of the subsystem from the tie bus by tr-ipping the tie-
bus contactor. 
Isolated system overcurrent faults. - During isolated system 
operation only Zone 1 and Zone 2, as defined above, exist. The 
protection provided during parallel system operation for these 
two zones is also provided during isolated system operation. 
Abnormal voltage conditions. - Abnormal voltage conditions 
can occur for either isolated or parallel system operation. For 
parallel system operation, abnormal voltage conditions result in 
an unbalance in load division between paralleled units. The 
result of this unbalance is an abnormal current condition, which 
was discussed under the load-division fault. For isolated system 
operation, abnormal voltage conditions can occur as either 
transient or continuous undervoltage or overvoltage conditions, 
and abnormal voltage protection must be provided for the system. 
Transient voltage conditions exceeding the nominal system 
voltage are caused by the sudden application or removal of system 
loads or faults. The transient is short and is characteristic of 
the regulating circuit in the power source. 
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To provide system protection and to prevent nuisance opera-
tions of the abnormal voltage protection, a means is required to 
distinguish between the normal system transient conditions and 
the abnormal system voltage conditions. This is accomplished by 
a time delay of a duration compatible with the voltage-time 
characteristics of both the power source and the utilization 
equipment. 
Generally, the overvoltage time delay has an inverse time-
voltage characteristic while the undervoltage time delay is fixed. 
The inverse time-voltage characteristic of the overvoltage cir-
cuit is used to provide maximum protection for the utilization 
equipment. The length of the time delay is determined by the 
magnitude of the overvoltage conditions. No inverse time delay 
is provided in these protection circuits because the volt-time 
limits of the utilization equipment are not specified and because 
the protective features of the circuits can be demonstrated 
equally with a fixed time delay. This also simplifies the bread-
board demonstration system since the same time delay can be used 
for overvoltage and undervoltage as well as overfrequency and 
underfrequency faults. 
An abnormal voltage condition occurring during isolated 
system operation results from a failure in the voltage regulating 
circuits and requires the power source to be isolated from the 
subsystem load bus and de-energized. 
Abnormal frequency conditions. - Abnormal frequency condi-
tions can occur anytime after startup during both isolated and 
parallel system operation. Those occurring during parallel 
system operation are the most dangerous since the out-of-phase 
condition between paralleled inverters would cause large cur-
rent variations in the parallel system. During startup of an 
inverter, protection must be provided against the possibility 
of the frequency never meeting the specified limits. A time 
delay, in the control and protection circuit, allows time for 
frequency to stabilize during startup. If the frequency is not 
normal at the end of the time delay or if the frequency goes out 
of limits during isolated operation, the inverter must be shut 
down. If the load bus is not faulted, it can be connected to 
the parallel system by closing the tie-bus contactor. 
A second type of frequency fault is failure of the frequency 
reference. Because all paralleled inverters are synchronized 
from a single frequency reference, this type failure would in-
stantly allow all paralleled inverters to run at their free-
running oscillator frequency. The parallel system would not be a 
usable power source under this condition. Therefore, protection 
must be provided to switch from one frequency reference to another 
without disturbing the parallel system. 
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INVERTER CONTROL AND PROTECTION 
Two modes of system operation for the inverter system are 
provided: automatic and manual. Although automatic is the nor-
mal mode, manual system operation is provided if the automatic 
mode fails. 
A manual override switch, provided for each subsystem, 
selects the mode of system operation. Selection of either mode 
of operation for a subsystem prevents the other mode from 
operating. When the switch is placed in the AUTOmatic position, 
28 volts dc is applied to the automatic control and protection 
circuits and to an inverter control switch. The subsystem is 
then ready for automatic operation. When the switch is placed 
in the MANual position, a ground circuit is provided for the 
trip and close coils of the inverter control contactor (ICC), 
the load bus contactor (LBC), and the tie-bus contactor (TBC) 
through manually operated switches. In the OFF position, 
neither automatic nor manual operation is provided. Figure 2 
shows the connection of the necessary switches for both auto-
matic and manual system operation. 
Manual System Operation 
Manual system operation, the secondary mode, provides a 
means of operating a subsystem independent of the automatic con-
trol and protection circuits. During manual system operation, 
the automatic control and protection circuits are not operative. 
To operate the system manually, four switches are required 
in addition to the manual override switch (MOS). Figure 2 shows 
the connection of these switches. Switch S3 controls the inver-
ter control contactor, S4 the load-bus contactor, and S5 the tie-
bus contactor. Switches S4 and S5 also control the load-division 
control (LDC) circuit in the inverter by shorting the secondary 
winding of the LDC current transformer when the MOS is in the 
MANual position and either S4 or S5 is in the TRIP position. 
The manual mode of sys~em operation is selected by placing 
the MOS in the MANual position. The inverter is then energized 
by placing the ICC Manual Control Switch (S3) in the CLOSE posi-
tion. After the inverter is started, it is connected to the sub-
system load bus by placing the LBC Manual Control Switch (S4) in 
the CLOSE position. To connect the subsystem to the tie bus, the 
terminal voltage of the inverter must be in phase with, and of 
the same magnitude as, the inverters already connected to the tie 
bus. (Unless, of course, no other inverter is connected to the 
tie bus.) For these systems, the voltage may be within five per-
cent of the rated value. The phase-angle difference between the 
12 
,........ Legend,........ 
MOS - Manual Override Switch 
ICS - Inverter Control Switch 
ICC - Inverter Control Contactor 
LBC - Load Bus Contactor 
TBC - Tie Bus Contact or 
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Figure 2. - Inverter-System Switch Connections 
For Automatic and Manual System Operatiop 
terminal voltages should be within 10 to 15 degrees which is the 
natural phase displacement of the loaded and the unloaded inver-
ters. To insure an in-phase condition, the Manual Phase Locking 
Switch (57) is placed in the CLOSE position. This action ties 
the count-down circuits of the parallel inverters together such 
that each inverter's count-down circuit operates in phase. After 
assuring that the voltage is proper, the TBe Manual Control 
Switch (55) is placed in the CLOSE position. Although the 
external automatic control and protective functions are inopera-
tive, the voltage regulator and load-division control circuits, 
located within the inverter, are operative. Any contactor may be 
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operated manually and in any sequence with the inverters in the 
manual mode of operation. In addition, a manually operated 
switch (S6), is provided. Its purpose is to isolate the sub-
system load bus from the system. This switch is referred to as 
the Manual Load Control Switch in figure 2. The Manual Load 
Control Switch can be operated during either automatic or manual 
system operation and is provided to allow a particular sub-
system inverter to be connected to the system tie bus without 
supplying that subsystem load bus. 
Development of Automatic Control and Protection Functions 
Automatic system operation requires only one manual switch 
(ICS in figure 2) in addition to the Manual Override Switch. The 
function of the ICS is to connect dc power to the inverter by 
closing the Inverter Control Contactor. The rest of the startup 
procedure is performed automatically by the control and protec-
tion (C/P) circuits. 
Automatic control of a parallel inverter system includes the 
assurance that conditions are proper for parallel operation be-
fore an inverter is paralleled to the system. The automatic pro-
tection circuits function to assure that these conditions prevail 
while an inverter is operating. The function of the protective 
circuits is not to restore a malfunctioning inverter subsystem to 
normal conditions but to isolate that portion of the subsystem 
from the parallel system which is not operating within the nomi-
nal limits prescribed for the system. The preceding section de-
fines the general requirements and approach to protection as it 
applies to inverters operating in a parallel system. Figure 1 
shows the layout of a parallel inverter system with the required 
sensing points indicated by circled letters A, B, and C. The 
present discussion integrates these elements into a control and 
protection network to determine the various normal and abnormal 
modes of system operation. 
The control and protection requirements are first translated 
into a truth table which specifies a set of circumstances that 
must prevail before a desired action can occur. Circuit imple-
mentation is accomplished by providing the necessary sensing cir-
cuits to monitor system parameters and then providing the re-
quired logic circuits to meet the specifications generated by the 
truth table. The following discussion generates each column of 
the truth table (table II). 
As stated above, there are two requirements for initiating 
inverter startup in the automatic mode of operation: the MOS must 
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Table II. Truth Table for Inverter 
Control and Protection 
Independent Variable Column NWt 81 
Symbol variable 1 ;! 3 ~ 5 6 1 8 9 10 l' 12 13 14 15 11 17 18 
A MOS-AUTO 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 
B ICS-CLOSE 1 
C ICS-TRIP 0 0 ( 0 
0 ov I 1 0 1 1 E UV Protection 1 0 1 F OF 0 1 G UF 1 1 
H TD1 (no power ready) 1 1 1 
I LBC-CLOSE (memory) 1 1 1 1 1 1 1 
J TD7 - initiated by I 1 
K TBC-CLOSE (memory) 1 1 
L ICC , LBC-TRIP (memory) 0 
M TBC-TRIP (memory) 0 0 ( 0 0 0 0 0 0 0 
N T02 1 1 1 1 
0 LOP 1 
P T06 - initiated by 0 1 
0 DP 1 
R LOAD OCP 1 
S TD5* - initiated by R 1 
U INV OCP 1 1 
V TD4* } by U 1 ~ W TD3* initiated 1 
X Tuning Fork Failure p. ::s y LBC-TRIP (memory) ;.J 0 
Z Reset Trip Memories ~ 0 0 0 0 o 0 0 0 0 0 0 0 0 ~ III 
;.J ~..., CIl 
~ ;.J ;.J ..... ~ ;.J ..... ~ ;.J;.J ;.J ;.J ;.J ;.J ;.J ::s I/) ::s III III III .......... ..... ..... ..... ..... ..... :>. r.. ~ ::s ::s ::s ::s ::s ::s ::s roo '0 CIl ::. III '" III III III ;.J 
'" 
roo r.. r.. roo r.. .: ::s Q) 0 .c: 
;.J ::s ~ E ~ roo r.. M N ..... .... CIl ;.J III ~ ~ 0 ::> I/) .... III Q) Ql Q) .... ..... ;.J ;.J .: .: .: > III .... CIl 0 0 0 .... ::s 
.: to .. .. Cl ij H 
'0 :I! 
* TOS < TD4 < TD3 III 0 
H 
Dependent Variabl e Column Number 
Symbol Variable 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 
Tl ICC-CLOSE 1 
T2 LBC-CLOSE & set memory 1 
T3 TBC-CLOSE & set memory I 1 1 I 1 1 1 1 1 1 
T4 ICC-TRIP & set memory I 1 1 1 1 1 1 1 II 1 1 
T5 LBC-TRIP & set memory II II II II 1 1 1 1 1 1 1 
T6 TBC-TRIP & set memory 1 I 1 1 
T7 Load Division Control I 
T8 Sync Bus Signal I 
conne cted t o Sync Bus 
T9 To H Bus 1 
TIO Switch to Tuning Fork 
No. 2 
I 2 3 4 5 6 7 8 9 10 1 12 13 14 15 16 1 18 
LEGEND NOTES 
1 - indicates that the condition must 1 - System Control and Protection is 
exist to perform the function. accomplished on a subsyetem bas is . 
o - indicates that the condition must Subsystem is considered parallele d 
exist to perform the function. when both LBC and TBC are closed. 
II - indicates that either 1 or 0 may 2 - All functions reading horizon tally 
exist (don't care condition). are OR functions, while all functions 
reading vertically are AND funct i ons. 
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(a)-T number is TRANSMISSION or 3 - See Figure 4 for definition of other 
action resulting from a specific 
combination of Independent Variables. terms. 
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be in the AUTOmatic position and the ICS must be in the closed 
position. Column 1 of table II shows this condition which can be 
stated in symbolic form as 
Tl = A' B 
After subsystem startup has been initiated, the output of 
the inverter remains zero for about five seconds. This time de-
lay is a part of the inverter circuits. Because the output is 
zero for an extended time, the ICS must also initiate a time de-
lay within the C/P circuits to allow time for normal startup. 
This time delay is identified as the no-power-ready time delay 
(TD1) and it provides 12 seconds for inverter startup. Time de-
lay TDl is controlled by two elements: (l) the position of the rcs 
and, (2) the quality of inverter output voltage. Power quality 
is monitored at point B of figure 1 by four circuits: overvolt-
age (OV), undervoltage (UV), overfrequency (OF), and underfre-
quency (UF). TDl will continue to run until either the ICS is 
placed in the TRIP position or the power quality limits are met. 
If a power-ready condition is not achieved within 12 seconds 
(columns 2, 3, 4, and 5 of table II), the no-power-ready time de-
lay shuts down the inverter by tripping the inverter control con-
tactor. Since the failure of inverter startup was not caused by 
the subsystem load bus, the load bus is connected to the parallel 
system by closing the tie-bus contactor. The inverter is now 
isolated from the system since the load-bus contactor has not 
been closed. 
Alternately, if a power-ready conditi0n is achieved within 
12 seconds, the no-power-ready time delay is stopped. The load-
bus contactor is closed because the abnormal voltage and fre-
quency conditions have been removed (column 6). The subsystem 
is then operating as an isolated system. This is a temporary 
condition because the subsystem will immediately attempt to con-
nect itself to the system tie bus. 
The signal closing the LBC is put into a memory circuit 
since an abnormal voltage or frequency can remove this signal. 
The memory circuit is reset by a LBC-Trip signal. The LBC-Close 
memory signal initiates a time delay (TD7) which closes the TBC. 
TD7 ensures that before the inverter is paralleled to the system 
(column 7) no abnormal voltage or frequency condition is present 
and ensures that the distribution system is not faulted. The 
Load Division Control (LDC) circuit in the inverter should now 
be made operative (column 8). Both LBC and TBC must be closed to 
initiate the LDC circuit because this condition indicates that 
the inverter is paralleled. The inverter has now been started 
and paralleled to the system tie bus. 
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Satisfactory operation of paralleled inverters can be ob-
tained only when three criteria are met: (1) the terminal volt-
ages of the paralleled inverters are of the same frequency; (2) 
the terminal voltages of the inverters are in phase; and (3) the 
magnitudes of the terminal voltage of the paralleled inverters 
are equal. The first criterion of parallel operation is met by 
utilizing a common frequency reference for all the inverters 
(ref. 1). The third criterion for parallel operation is met by 
a voltage regulator with provisions for ensuring proper current 
division among the paralleled inverters. The synchronization 
requirements for parallel inverters, then, reduce to ensuring 
the proper phase relationship of the terminal voltages. This is 
accomplished by synchronizing the count-down circuits within 
each inverter with a pulse occurring once each cycle of the 400-Hz 
terminal voltage. This signal is generated primarily within each 
inverter countdown by a combinational logic circuit. This signal 
is controlled by the automatic control and protection circuits to 
apply an external sync signal to an inverter being paralleled to 
the system. Synchronization with the parallel system is accom-
plished during the inverter startup time delay by applying a sync 
signal at the H-terminal of the inverter. This terminal is iden-
tified in figure 3. 
After the load-bus and tie-bus contactors have been closed, 
the inverter H-terminal is connected to the H bus (column 8). 
The H-terminals of the paralleled inverters must be intercon-
nected to assure in-phase operation during fault conditions and 
normal load switching. The details of the design and the oper-
ation of the synchronization process are discussed later under 
"Inverter Control and Protection Circuit Design". 
Once paralleled, the system continues to operate as a paral-
lel system until an abnormal condition occurs. The appropriate 
system protection then removes or isolates the abnormal condi-
tion. The general requirements for subsystem protection are 
discussed in a preceding section "Approach to Control and Protec-
tion". This discussion is expanded, where necessary, to derive 
the remainder of the truth table. 
For faults affecting power quality (abnormal voltage or fre-
quency), a time delay is used which is long enough to ensure that 
normal switching transients do not cause false tripping. TDI is 
too long to provide this function. Therefore, a shorter time 
delay (TD2) is used. To prevent premature shutdown of an invert-
er during startup, TD2 cannot be initiated until the LBC-Close 
memory circuit is activated (columns 9, 10, 11, and 12 of table 
II) • 
The time delays of the overcurrent protection circuits for 
Zones 2 and 3 provide two functions. First, the time delays al-
low time for the secondary protection {fuses, thermal circuit 
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breakers, and the like) to operate. Second, the time delays pro-
vide the necessary signals to differentiate between tie-bus and 
load-bus faults. Time delays TD3, TD4, and TD5 provide these 
signals. Load-bus overcurrent protection senses the total current 
to the load bus. If the load-bus current exceeds 125 percent of 
rated current, TD5 is initiated. The inverter overcurrent protec-
tion senses the output current of each phase of the inverter, and 
if any phase current exceeds 125 percent of rated current, TD3 and 
TD4 are initiated. 
Overcurrent faults on the tie bus of a parallel system ac-
tivate all the inverter overcurrent protection circuits. The 
inverter overcurrent protection senses inverter current at 
point B of figure 1. Time delays TD3 and TD4 are thus started 
on all subsystems. To determine the location of the fault, 
TD4 (the shorter of the two) trips the tie-bus contactor and 
TD3 trips the LBC. TD4 in each subsystem trips the TBC, thus 
isolating each subsystem from the tie bus (column 13 of table II). 
This removes the inverter overcurrent protection signal thus 
stopping TD3. Each subsystem now operates as an isolated system, 
i.e., each supplying power to its load bus. 
Overcurrent faults occurring on a subsystem load bus (point 
C of figure 1) also initiate TD3 and TD4 because the inverter 
overcurrent protection circuit is activated. The subsystem with 
the faulted load bus also initiates TD5 through its load-bus 
overcurrent protection circuit. Since the remainder of the par-
allel system sees an apparent tie-bus overcurrent condition, TD5 
must be of shorter duration than TD4 to remove the faulted sub-
system from the tie bus (column 14). This sequence, therefore, 
removes the overcurrent condition, stopping TD3 and TD4 on the 
remainder of the parallel system. The unfaulted subsystems con-
tinue to operate in parallel. However, TD3 and TD4 of the faulted 
subsystem continue to see the overcurrent condition. The signal 
from TD4 to trip the TBC may be provided but will have no affect 
on system operation since the TBC has already been tripped by 
TD5. A logical "PHI" or "don't care" condition is thus generated. 
The inverter overcurrent condition persists until TD3 has elapsed, 
tripping the load-bus contactor (column 15). The faulted load 
bus is thus isolated from the parallel system and the inverter 
which normally supplies the load bus. Since the inverter itself 
is not faulted but is prevented by the tripped LBC from supplying 
a load, the inverter control contactor (ICC) may be tripped or 
left closed, thus giving another "don't care" condition. 
The truth table requirements for a Zone 1 overcurrent fault 
and for a load-division fault (columns 16 and 17) may be obtained 
directly from the earlier discussion "Control and Protection for 
Paralleled Static Inverters and Converters". 
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To provide a means of shutting down an unfaulted subsystem, 
the inverter control switch is used to provide a trip signal to 
trip the ICC, the LBC, and the TBC. These contactor trip signals 
must also prevent the load-division control and the load-division 
protection from operating. The phase-locking signal to the H bus 
is also removed. Column 18 of the truth table shows this action . 
To implement the C/P circuits from the truth table, the 
logic statements governing each controlled or dependent variable 
are written from the columns of the truth table. For example, 
note that the load bus contactor close coil is activated from 
the logic condition of column 6. Reading vertically, LBC-Close 
must have the following conditions: MOS must be in the AUTO po-
sition; no abnormal voltage must exist; no abnormal frequency 
must exist; and no trip signals to the LBC must exist. This may 
be written symbolically as: 
T2 = LBC-CLOSE = A . IT • E • F • G • L (1) 
Equation (1) says: close the Load Bus Contactor only when (A) 
and (NOT D) and (NOT E) and (NOT F) and (NOT G) and (NOT L) are 
present. 
Using reduction formulas, equation (1) can be rewritten 
as: 
T2 = LBC-CLOSE = A . (D+E+F+G) • L (2 ) 
Because the LBC-Close signal is required to activate other 
portions of the C/P circuits, a memory is required to ensure that 
this signal is available until the LBC is tripped even though 
the initiating signal disappears as, for example, during an un-
dervoltage condition. Because the memory must be reset when the 
LBC is tripped, signal L is used to reset or remove the LBC-Close 
signal. A memory can be formed from a flip-flop or bi-stable 
latching circuit. LBC-Close memory can be generated by the 
statement: 
T2 = LBC-CLOSE (memory) = A . [(D+E+F+G) + T2] . L (3) 
This statement implies that once initiated, T2 can exist 
even though the NOR function, NOT (D+E+F+G), is not satisfied. 
Equation (3) can be further modified to become: 
T2 = [(D+E+F+G) + T2] + L (4) 
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This statement is shown in the logic diagram (figure 4). 
Signal A, MOS-AUTO is not shown in equation (4) or on the logic 
diagram since this represents dc power to the C/P circuits. If 
signal A were not available, none of the C/P functions would op-
erate. Therefore, A is understood to be present for all condi-
tions shown in figure 4. 
One more example will be given to show how the truth table 
is implemented. The dependent variable, TBC-TRIP may be satis-
fied by four different combinations of independent variables. 
This is shown in columns 13, 14, 17, and 18 of table II. The four 
conditions are OR conditions, i.e., anyone or a combination of 
the four columns can trip the TBC. The equation for TBC-TRIP is 
then: 
T6 = TBC-TRIP = {[I·K·O·P·A] + [A·U-V] + [A·R-S]}·Z + A·C (5) 
Because time delays require sustained signals to cause them 
to time out, signals P, U, and S may be redefined: 
U • V to Uvi read as Signal U after time delay V 
R • S to Rsi read as Signal R after time delay S 
I • K - 0 • P to ( I • K - 0) p 
Leaving Signal A out as before and providing a latching (M) and 
resetting (Z) function, equation (5) becomes: 
T6 = TBC-TRIP = (I . K • O)p + Uv + Rs + M + Z + C (6) 
Signal C is not made part of the memory circuit because it 
is derived from a manual switch, ICS. The reset signal, Z, is 
shown dotted in figure 4 because Z is derived by removing the dc 
power by switching MOS to the OFF or MANual position. This ap-
proach to resetting the memory circuit is explained in more de-
tail in a later section "Logic Functions". 
The implementation of column 19 is shown in figure 5. 
Normally, tuning-fork number 1 (TFl) provides all inverters with 
the 3200-Hz reference frequency. Tuning-fork number 2 (TF2) will 
take over whenever tuning-fork number 1 exhibits a failure. The 
failure of TFI is determined by the frequency-reference protec-
tion circuit (FRP). The failure signal is stored in the flip-
flop memory whose output simultaneously removes TFI from the 
3200-Hz bus and applies the output of TF2 to the 3200-Hz 
bus. 
The tuning-fork oscillators are assumed to fail in one of 
two modes: either a very low frequency (1800 Hz or less) or the 
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output becoming a constant amplitude dc signal. Since a tuning 
fork has a very narrow resonance curve, any failure in the driv-
ing mechanism will cause large variations in the output frequency. 
The sensing and transfer is so fast that the parallel system is 
not affected during this type fault. The reference oscillators 
may therefore operate independently of the parallel system. 
Moreover, the number of references need not equal the number of 
subsystems. 
Table III lists the logic equations generated from table II. 
These equations were used to generate the logic diagrams of 
figures 4 and 5. The design of the sensing and signal processing 
(logic) circuits is described in the next section. 
INVERTER CONTROL AND PROTECTION CIRCUIT DESIGN 
This section provides an operational description of how each 
sensing, logic, and output function operates, the need for each 
type of circuit having been previously established. Figure 6 is 
a schematic diagram of the complete inverter control and protec-
tion circuit. 
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Table III. - Logic Equations for Inverter 
Control and Protection 
Column 
Number in 
Truth Table 
1 
2, 3, 4, 5, 
9, 10, 11, 
12 & 16 
13, 14 & 17 
15 
6 
2, 3, 4, 5, 
7, 9, 10, 
12 & 16 
2, 3, 4, 5, 
9, 10, 11, 
12, 16 & 18 
2, 3, 4, 5, 
9, 10, 11, 
12, 15, 16 & 
18 
13, 14, 17 & 
18 
8 
8 
8 
19 
Dependent 
Variable (a) 
Tl 
L * 
M * 
Y * 
T2 
T3 
T4 
T5 
'l' 6 
T7 
T8 
T9 
T10 
Final Equations (b) 
(See table 2 for symbol definitions) 
[{D+E+F+G)·clh + [{D+E+F+G)·1l n + Q + Z 
Uv + Rs + [1·K·Ol p + M + Z 
Uw + Y + Z 
(D+E+F+G) + T2 + T5 
, 
L + 1j + T3 + T6 
L + C 
L + Y . + C 
M + C 
1·K· (LDC) 
1·K· (SUSS) 
1·K· (SYNC SIGNAL) 
FRP + X + TF2 (pulse train from TF2) 
a - Dependent variables with (*) are intermediate logic 
equations. 
b - Lower case subscripts indicate that a time delay, 
corresponding to the CAP letter of table 2, must 
time-out before a fault signal is received. 
Regulated DC Power Supply 
All control and protection circuits are supplied power from 
an external dc power source when the Manual Override Switch is in 
the AUTO position. These circuits operate from 30 volts to as 
low as 20 volts at room temperature, thus allowing considerable 
variation in supplying voltage. 
Time-delay circuits, however, require a constant voltage 
level because the capacitance charge ,time of a resistor-capaci-
tor combination to charge to a predetermined voltage level is 
dependent on the magnitude of power supply voltage. Since power 
supply voltage can vary over a wide range, a voltage regulation 
circuit is needed. 
Figure 7 shows the type of voltage regulator used in this 
design. Zener diode CRI provides a constant dc voltage output. 
The current through the current-limiting resistor RI varies with 
the applied voltage. The current through CRI varies with the 
power demands on the circuit and the applied voltage. There-
fore, the output voltage is held to the breakover voltage of the 
Zener diode. The tolerance for the breadboard system is ±5 per-
cent. 
Two regulated power supplies are used in each control and 
protection breadboard. They are shown in the schematic figure 6. 
The first (identified as 15VDC Reg. PS) provides a constant 15-
volt output from pin P to the rest of the circuits. The regula-
tor consists of current limiting resistor R54 and Zener diode 
CR34. 
The second is located in the TFR transfer circuit. It con-
sists of CR400 and R423. This power supply provides 18 volts for 
the system tuning-fork frequency reference and for the TFR trans-
fer circuit. 
Logic Functions 
Five basic types of logic functions are used throughout the 
control and protection circuits of the inverter system: (I) the 
AND gate, (2) the OR gate, (3) the NOT or signal inversion, (4) 
time delays (sequential logic), and (5) locking circuits (memory 
logic). Each of these functions is described in detail below. 
AND gate. - Figure 8a illustrates the common circ~it and the 
symbol for AND gate. The three inputs (A), (B), and (C) must all 
be present for an output (T). Referring to the circuit, absence 
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of either A, B, or C means that the respective input at the ter-minal is shunted through a transistor (not shown) to ground. This reduces the voltage level at the bottom end of Rl, which is necessary to produce an output at T. 
Diodes CRl, CR2, and CR3 isolate each input. Diodes CR4 and CRS provide a threshold to assure no output at T when one of the inputs to CRl, CR2, or CR3 is zero (grounded). 
OR gate. - The common circuit and the symbol for the OR gate is illustrated in figure 8b. Either input (A), (B) or (C) or any combination of the three will provide an output, (T). In the circuit, diodes CR6, CR7, and CR8 isolate each input. 
NOT, or signal inversion. - The circuit and symbol for the NOT signal is shown in figure 8c. The symbol indicates that a positive input at A produces a zero output at T, and a zero input at A produces a positive output at T. The signal inversion is ac-complished by passing the signal through a single-stage amplifier as shown in the circuit. A positive input through point A to the base of 01 turns it on and shunts the collector voltage to ground. This eliminates the output at T. A zero signal into the base of 01 turns it off and feeds a signal to point T from B+ through R2. The NOT circuit may be used in conjunction with the AND gate or OR gate to provide an NAND or NOR function. 
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Time delays - sequential logic. - Time delays required to 
operate with system logic are provided by using resistor-capacitor 
(R-C) circuits (figure 9a). A positive voltage at point A ap-
plied to the base of transistor QI turns it on. This produces a 
low collector-to-emitter impedance and shunts the current through 
RI to ground. The voltage across CI is thus maintained at the 
saturation voltage of QI (about 0.3 volt). When QI is turned 
off, the high collector-to-emitter impedance across QI causes the 
current through RI to be transferred to capacitor CI. The volt-
age across Cl will increase exponentially and, because a regu-
lated voltage source is used, will require a fixed amount of time 
to reach the conduction voltage of CRI. When the Zener diode 
conduction voltage is reached, the circuit provides an output 
voltage at T. This signal is used by the logic circuits to oper-
ate the automatic protection. 
Locking circuit - memory logic. - Locking circuits maintain 
a continuous output once they are energized. A signal will thus 
be maintained even if the initiating signal is removed. 
Figure 9b illustrates the type of locking circuit used. QI 
remains off until a positive signal A is applied to its base. 
With QI off, Q2 will be turned on by the voltage applied through 
R2 and CRI. The output T is thus zero. A signal A to the base 
of QI will turn QI on and Q2 off, since the anode of CRI is at 
ground potential. Thus, T has a positive output. Locking action 
is provided by feed-back signal T to the base of QI through RI 
and CR3. Once Q2 is turned off, a continuous positive signal is 
supplied to the base of QI to hold it on, keeping Q2 turned off. 
This condition will be maintained even after the signal to the 
input A has been removed. A continuous output at T, independent 
of the initiating signal, is thus provided to perform the 
required logic functions. The capacitor, CI, is a spike suppres-
sor which shunts spurious signals to ground to assure that the 
locking circuit does not switch until it receives an input sig-
nal A. 
Two types of reset are available to unlock the circuit. One 
is to remove and then reapply the supply voltage. Capacitor CI 
ensures that QI is off and Q2 is on when the voltage is reapplied 
to the circuit. The other type is to provide a reset signal to 
the base of Q2 as shown in figure 9b. If this method of circuit 
reset is used, diodes CRI and CR2 must be used to isolate the 
two inputs to Q2. The reset signal passes through CR2. CRI pre-
vents QI from shunting the reset signal to ground. RS is used 
to provide a path-to-ground for Q2 leakage current when it is 
turned off. 
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Inverter Control Contactor Close and Trip Amplifiers 
The output stage of each amplifier is a silicon controlled 
switch requiring a gate pulse to turn it on. The function of th
e 
initial stages of these amplifiers is to shape the input signal 
into a short gate pulse. This minimizes the power consumed by 
the amplifier. It also prevents Inverter Control Contactor cy-
cling since the amplifiers provide a pulse signal to the switch 
gate only at the start of an input signal. Thus, the input sig-
nal must be removed and reapplied for repeated operation. In 
addition, the trip amplifier is required to increase the low 
level of the signals from the protection circuits sufficiently 
to trip the inverter-control contactor (ICC). 
ICC-close amplifier. - The ICC-close amplifier provides the 
signal to close the ICC. Closing the Inverter-Control Switch 
(ICS) turns CR73 on by providing a signal through C14 to the gate 
of CR73. The signal from the ICS is a constant voltage. How-
ever, the signal to the gate of CR73 is a pulse voltage. The 
pulse is provided because C14 blocks direct voltage but allows 
an initial pulse to pass through when a step voltage is applied. 
When CR73 is on, it provides a conduction path to ground for the 
close coil of the Inverter Control Contactor. 
ICC-trip amplifier. - The ICC-trip amplitier controls the 
current through the trip coil of the ICC. The signals operating 
Q27 are shown in the logic diagram, figure 3. A signal to the 
base of Q27 turns it on. Then Q27 provides a path to ground for 
the signal at the base of Q28 turning it off. Q29 then receives 
a signal to its base through R126 turning it on to provide a 
path for a pulse signal to the gate of CR74 through C16. CR74 
then switches to the conducting state and provides a path to 
ground for the current through the trip coil of the Inverter Con-
trol Contactor. 
Control of Load-Bus and Tie-Bus Contactors 
Control of the load-bus and tie-bus contactors for each sub-
system is provided by static amplifiers during automatic operatio
n. 
These amplifiers receive signals from the inverter control and 
protection circuits as shown in figure 3. The amplifiers in-
crease the power level of the C/P signals to handle the contac-
tor actuation current. 
LBC-close amplifier. - The LBC-close amplifier controls the 
signal to the close coil of the LBC. The amplifier, shown in 
figure 6, receives its close signal at the collector of Q30 
through R99 when the Inverter Control Switch is closed. This 
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transistor is kept turned on (until the proper time to close the 
LBC) by a positive signal to its base through R97 from either of 
the two logic signals shown in figure 3. When a power-ready con-
dition exists and no system fault signals are present, Q31 re-
ceives a signal to its base through R99 and RIOO. Transistors 
Q31 and Q32 comprise a Darlington coupled amplifier which controls 
the current through the close coil of the LBC. When Q31 is on, 
it provides base drive to Q32 to keep Q32 turned on also. Q32 
then supplies a current path to ground for the LBC close coil. 
This closes the contactor. 
The connection to pin E provides a positive signal to the 
load-division protection circuit whenever the LBC is closed. 
This signal is used by the load-division protection circuit to 
control lockout of the load-division control and load-division 
protection current transformers as described later under "Load-
Division Protection". 
LBC-trip amplifier. - The LBC-trip amplifier controls the 
current through the trip coil of the LBC. The controlling sig-
nals are shown in figure 3. The circuit schematic is shown in 
figure 6. The diodes CR64, CR65, and CR66 comprise an OR gate. 
A signal to any of them energizes the amplifier and also sends a 
signal through CR63 to the LBC-close amplifier maintaining it 
inactive as long as the LBC-trip amplifier receives a signal. 
The signal passes through RI03 and Zener diode CR363 to the base 
of Q33 turning it on, turning Q34 off and turning Q35 on. CR363 
prevents spurious noise signals from energizing the amplifier. 
Turning Q35 on provides a path to ground for the trip coil of 
the load-bus contactor. 
TBC-close amplifier. - The TBC-close amplifier controls the 
current through the close coil of the TBC. The controlling sig-
nals are shown in figure 3. The circuit schematic is shown in 
figure 6. Q36 and Q304 are used as a NOR circuit. If either 
Q36 or Q304 is turned off, a signal is fed through RIll to the 
base of Q37. This energizes the Darlington coupled amplifier, 
Q3} and Q38. Q38 turns on and provides a ground path for the 
close coil of the TBC. This closes the tie-bus contactor. The 
connection to pin E provides a signal to the load-division pro-
tection circuit whenever the TBC is closed. This signal is used 
to control lockout of the load-division control and load-division 
protection current transformers as described later under "Load-
Division Protection". 
TBC-trip amplifier. - The TBC-trip amplifier controls the 
current through the trip coil of the TBC. The controlling signals 
are shown in figure 3. The circuit schematic is shown in figure 
6. The diodes CR70, CR71, and CR72 comprise an OR gate. A sig-
nal to any of them will energize the amplifier and also send a 
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signal through CR81 to the TBC-close amplifier maintaining it 
inactive as long as the TBC-trip amplifier receives a signal. 
The signal passes through Rl14 and CR381 to the base of Q39 turn-
ing it on, turning Q40 off and Q4l on. 
CR381 prevents spurious noise signals from energizing the 
amplifier. Turning Q41 on provides a path to ground for the trip 
coil of the tie-bus contactor. 
Overvoltage Sensing 
The overvoltage protection circuit, identified as OV in the 
schematic diagram, figure 6, senses the average of the inverter 
bus voltage. Average-phase sensing was chosen over highest-phase 
sensing to be compatible with the average-sensing voltage regula-
tor. The selected trip range for this circuit is 120 to 126 
volts, rms, line-to-neutral. 
The phases are sensed through CRIO, CRll, and CR12 which 
halfwave rectifies the voltage. R12, R13, R14, and C3 make up a 
voltage divider and filter which produce a dc output proportional 
to the average magnitude of the ac bus voltage. R13 provides an 
adjustment to set the OV limits. The voltage developed from the 
arm of R13 to ground is applied to Zener diode CR13. When the 
conduction voltage of CR13 is exceeded, Q16 is turned on and Q17 
is turned off. An overvoltage signal is provided through R16 and 
CR213 to the H-terminal of the OV circuit board. The H-terminal 
is connected to TDl, TD2, and the LBC-close amplifier. 
Undervoltage Sensing 
The undervoltage protection circuit, identified as UV in the 
schematic diagram, figure 6, senses the lowest phase of the invert-
er three-phase output. It provides a constant dc output when any 
phase of the inverter voltage remains below a set value. The 
value is adjustable for each phase and is set within the trip 
range of 102 to 108 volts rms. Although an average-phase-sensing, 
undervoltage protection circuit is simpler, the lowest-phase-
sensing circuit provides a measure of open-phase protection. 
Each phase is sensed through identical networks. For example, 
phase A, inverter output voltage is applied across voltage divider 
R22 and R23. The junction of these two resistors is connected to 
diode CR16 which rectifies the alternating voltage. Capacitor C5 
filters the voltage to produce a positive direct voltage across 
potentiometer R24 proportional to the inverter output voltage on 
phase A. The potentiometer is adjusted so that the junction 
between R21 and R24 maintains sufficient voltage level to keep 
Zener diode CR22 conducting and transistor Q8 turned on so long as 
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the inverter output voltage is above the undervoltage limit. 
When Q8 is on, Q9 is off. As long as Q9 remains off, the voltage 
at Zener diode CR23 is sufficient to maintain QIO in the con-
ducting state. This, in turn, provides the current drive to keep 
QIO on and prevents an output from the undervoltage circuit. The 
voltage at CR22 depends on the current through the divider network 
of R31 and the portion of R24 between the tap and ground as well 
as the current through R24 from the rectified bus voltage. There-
fore, R24 is set so that a bus voltage below the undervoltage 
limit will bring the voltage at Zener diode CR22 below its con-
ducting threshold and permit transistor Q8 to turn off. Turning 
off the current through Q8 increases the voltage at the base of 
transistor Q9 sice the current through the network R32, R33, and 
R35 increases. At the same time, it tends to reduce the voltage 
across R34 and bring the emitter of Q9 toward ground potential. 
This double effect quickly turns on transistor Q9. C208 is a 
spike suppressor to keep Q9 off until this double action takes 
place. When Q9 conducts, its collector voltage is below that 
which will support conduction through Zener diode CR23. There-
fore, transistor QIO will turn off. This provides a constant 
positive output through diode CR23 which indicates an undervolt-
age condition. The output will persist as long as the undervolt-
age condition exists. The output of this circuit supplies signals 
to TDl, TD2, and LBC-close amplifier. 
Abnormal Frequency Sensing 
The abnormal frequency sensing circuit, identified as OF-UF 
in figure 6, monitors the inverter output frequency. The output 
frequency is sensed by connecting saturable transformer Tl across 
one phase of the inverter. A bridge rectifier and an L-C filter 
are connected across the secondary of Tl. The voltage developed 
across C13 is proportional to the volt-seconds absorbed by Tl. 
The circuit is arranged so that Tl saturates very early during 
each half cycle of inverter output voltage, within 10 to 20 de-
grees. The secondary voltage of Tl is then a series of triangu-
lar pulses 10 to 20 degrees long which are applied to the L-C 
filter. Because the transformer saturates very early each half 
cycle, the volt-seconds applied to the filter is relatively in-
sensitive to actual magnitude of phase voltage. For example, if 
Tl saturated at 15 degrees with normal voltage applied, the volt-
second output would be nearly the same if the voltage were reduced 
to 10 to 20 percent of rated. Since the volt-seconds per cycle 
is relatively constant (independent of voltage level), the output 
of the frequency sensing circuit will be directly proportional to 
the number of pulses per second or the output frequency. Refer-
ence 3 includes a detail description of this sensing circuit. 
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Calibration of the OF-UF sensing is determined by the volt-
age dividers R85 and R86 for OF, and R87 and R88 for UFo The 
voltage dividers are connected across the filter capacitor C13. 
Potentiometer R86 is adjusted so that the voltage from arm-to-
ground will cause Zener diode CR56 to conduct whenever the 
frequency is in the 404 to 410-Hz range, thus providing a signal 
to pin H through CR59. 
The under frequency trip point is set by adjusting potenti-
ometer R88 to cause Zener diode CR57 to conduct whenever the 
output frequency is above the trip range of 390 to 396 Hz. CR57 
then turns Q26 on whenever the frequency is above the trip range. 
The output of the UF circuit is zero since the anode of CR58 is 
grounded. Should an underfrequency condition exist, Q26 is turned 
off because the voltage from the arm-to-ground of R88 is below the 
zener conduction voltage. The UF signal is then applied to pin 
H through R89 and CR58. 
Pin H, which receives a signal from either the OF or the UF 
sensing circuit, is connected to TDI, TD2, and the LBC-close 
amplifier. 
Frequency Reference Protection 
The frequency reference protection provided causes immediate 
switching to a second tuning-fork frequency reference if the 
first one fails during either automatic or manual operation. The 
circuit which provides this function is the system FREQ REF 
TRANSFER circuit which is located separate from the control and 
protection breadboards, figure 6. At startup both tuning-fork 
references (TFR) are energized. TFRI is the unit normally used 
as the system master driver while TFR2 is the standby unit. The 
frequency reference transfer circuit continuously monitors the 
output of the tuning-fork frequency reference. The square wave 
output of TFRI is supplied through R401 and CR401 to the base of 
Q401. Q401 amplifies this signal. Its output is then applied to 
the 3200-Hz line through CR403. The 3200-Hz line is used to 
drive the unijunction oscillators in each inverter, thus main-
taining all inverters at the same frequency. 
The signal from the 3200-Hz line is also fed to the base of 
Q403 through CR407 and R407. This signal is a 3200 cycle-per-
second square wave. This square wave turns Q403 alternately on 
and off for equal time periods. As long as the 3200-Hz square 
wave is applied to the base of Q403, capacitor C401 is alter-
nately charged and discharged. The voltage developed across C401 
is thus prevented from reaching the breakdown voltage of Zener 
diode CR408. Thus, this circuit, identified as AMPI, provides no 
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output during normal operation. For the same reason, the circuit 
identified as AMP2 provides no output during normal operation. 
The outputs of these two amplifiers are fed to the input of 
a third amplifier identified as AMP3. AMP3 is a self-locking 
flip-flop which provides a continuous output once it has been 
energized. This amplifier remains in the unlocked state until 
it receives a signal from either AMPl or AMP2. Under normal con-
ditions, Q406 remains off and provides a signal through R4l8, 
CR4l4, R42l, R420, and CR6 to the base of Q402. This keeps Q402 
turned on and isolates the output of TFR2 from the 3200-Hz line 
by diode CR404, thus preserving the signal from TFRl as a system 
reference during normal operation. 
The TFR unit has two modes of failure: (1) zero voltage or 
low frequency output, or (2) a constant positive output. AMP 1 
senses for the first mode of failure and AMP2 senses for the 
second. 
Zero input to the two amplifiers caused by a mode (1) fail-
ure turns Q403 off allowing C40l to charge through R409. When 
the conduction voltage of Zener diode CR408 is reached, the am-
plifier provides an output to AMP3 through CR409. 
Under this condition Q404 of AMP2 is also off since it re-
ceives no base input. Q40S is then held on by current drive 
through R4l2. The voltage across C402 remains at the level 
across Q40S. Thus, the conduction voltage of Zener diode CR4ll 
is not reached, and the circuit provides no output. The output 
from AMPl due to this mode of failure energizes AMP3. Energiz-
ing AMP3 causes the amplifier to change state allowing Q406 to 
turn on and Q407 to turn off. Turning on Q406 removes the signal 
normally fed to the base of Q402 through R42l, R420, and CR406 
and allows Q402 to function as an amplifier. Thus, the output 
of TFR2 is amplified and fed to the 3200-Hz line through CR404. 
At the same time the output from TFRl is isolated from the 
3200-Hz line because Q407 turns off and supplies a signal to 
the base of Q40l through R4l4 and CR402. This keeps Q40l on, 
removing its output from the 3200-Hz line. 
In case of a mode (2) failure, a continuous positive signal 
is fed to the inputs of AMPl and AMP2. This signal keeps Q403 
on. C40l cannot charge up to the conduction voltage of CR408. 
Thus, AMPl provides no output. The input signal also keeps Q404 
on. This in turn switches Q40S off and C2 charges through R13 
until the conduction voltage of Zener diode CR4ll is reached. 
AMP2 then provides an output through CR4l2 to energize AMP3. 
This amplifier then switches states and provides the proper out-
puts to isolate TFRl from and connect TFR2 to the 3200-Hz line as 
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with the mode (1) failure. The reset switch, S8, applies 28 volts 
through R422 and CR415 to the base of Q407. This turns on Q7. 
If an input to AMP3 is no longer present because normal output 
from TFRl has been restored, Q6 will turn off and the amplifier 
will revert to its original state. In this case the circuit will 
switch back to TFRl as the reference and isolate TFR2. 
Differential-Current Sensing 
Differential-current protection is provided by six current 
transformers and the circuit identified as DP in figure 6. The 
current transformer and DP portion of figure 6 is reproduced in 
figure 10. The DP circuit senses any fault currents between the 
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Figure 10. - Differential-Protection, 
Sensing-Circuit Connection 
terminals of the inverter and the load-bus contactor by sensing 
the current in each phase at two locations, as shown in figure 10. 
The secondaries of each pair of transformers are connected in 
series; that is, the connection provides a low impedance path for 
circulating currents. Since a current transformer operating in 
its linear range is a current-source type of power supply, the 
secondary current cannot be changed by an external source. Using 
this fact, a fault or difference current can be sensed by moni-
toring the voltage developed across the burden of the C-T pair. 
Figure 11 shows one phase of the DP sensing circuit. The dots on 
the C-T secondaries show the relative current polarities. If the 
C-T's of figure 11 are identical, the exciting currents are neg-
lected, and there is no fault current (If = 0), the secondary 
currents are equal and in phase. Therefore, the voltage drop 
across the C-T is zero and no current flows in the burden resistor 
R. If If is not zero, Is2 is not equal to lsI' and excess circu-
lating current is forced to flow through the burden resistor. 
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Summing the currents in the equivalent circuit, figure 11, 
The current in the resistor is therefore directly propor-
tional to the fault current If. Hence, the voltage across the 
resistor is 
Referring to figure 10, a line-to-neutral fault will produce 
a difference current in one phase, thus involving only one C-T 
loop. A line-to-line fault will produce a current differential 
in two phases, thus involving two loops. Therefore, either a 
line-to-neutral or a line-to-line fault is sensed. 
The bridge rectifier shown consists of eight diodes (CR14l 
through CR148). The difference current will flow through a com-
bination of these diodes. Therefore, the bridge is a single-
phase bridge, for any combination of line-to-ground or line-to-
line faults or a three-phase bridge for a three-phase fault. 
Tracing the current path of Is through the diodes in the forward 
direction shows that the difference current developed in one or 
a combination of C-T loops must flow through the burden (R63 in 
parallel with R64 and R65). The C-T burden establishes a volt-
age level compatible with the rest of the circuit. Capacitor 
C130 filters the output of the bridge. Potentiometer R65 pro-
vides a means of calibrating the DP sensing circuit. 
R65 is adjusted so that Zener diode CR40 conducts at the 
selected trip point. The trip range for the differential protec-
tion is 0.87 to 1.3 differential amperes in primary current in 
any phase. The signal from CR40 passes through CR42 to the base 
of Q18. Referring to figure 6, a signal can also be fed to Q18 
through CR4l, CR8, or R67. Q18 and Q19 act as a memory circuit 
to· provide a continuous output until reset by removing and 
reapplying the supply voltage. The output of the memory circuit 
is fed to the ICC-trip amplifier, the LBC-trip amplifier and the 
TBC-close amplifier. 
Overcurrent Sensing 
How overcurrent sensing is used to provide system overcur-
rent protection was discussed in "Inverter Control and Protec-
tion". System over current sensing is provided by two circuits 
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in each subsystem protection breadboard. These circuits are 
identified as OC No. 1 and OC No. 2 in the schematic diagram, 
figure 6. The method of current sensing is described below. 
Inverter overcurrent. - OC No. 1 (INV OC) monitors the cur-
rent in each phase at the output terminals of the inverter by 
means of current transformers CT7, CT8, and CT9. R37, R38, and 
R39 are burden resistors which are connected across the current 
transformer secondary windings. These resistors provide a sec-
ondary voltage level compatible with the rest of the C/P circuits 
and also ensure that the transformers are not driven into satur-
ation over the range of current. The voltages developed across 
the three burden resistors are half-wave rectified by CR25, CR26 
and CR27 and filtered by C8 to provide a voltage proportional to 
the inverter output current. This output is applied across 
voltage divider R41 and R42. R42 provides an adjustment for cal-
ibration of OC No.1. The trip range for this circuit is 2.5 to 
2.73 amperes (1.15 to 1.25 per unit). 
An overcurrent condition increases the voltage across R42 
to cause Zener diode CR29 to conduct. The current through CR29 
turns Qll on, shunting the base drive of transistors Q12 and Q2l2 
to ground and starting time delays TD3 and TD4. 
Load-bus overcurrent. - OC No. 2 (Load OC) monitors the cur-
rent in each phase of the load bus by means of current trans-
formers CTlO, CTll, and CT12. R137, R138, and R139 provide a 
burden across the secondary windings of the current transformers. 
These resistors provide a voltage level compatible with the rest 
of the circuit and also ensure that the transformers are not 
driven into saturation over the range of current. The voltage 
developed across the three burden resistors is half-wave recti-
fied by CR125, CR126, and CR127 and filtered by Cl08 to provide 
an output proportional to the load-bus input current. This out-
put is applied across voltage divider R14l and R142. R142 pro-
vides an adjustment for calibratioll of OC No.2. The trip range 
for this circuit is 2.5 to 2.73 amperes (1.15 to 1.25 per unit). 
An overcurrent condition increases the voltage across R142 
to cause Zener diode CR129 to conduct. The current through 
CR129 turns Qlll on, shunting the base drive of Ql12 to ground. 
This starts time delay TD5. 
Load-Division Protection 
Operational description of current transformer lockout cir-
cuit. - When a subsystem is not paralleled to the system tie 
bus, the load-division control and protection circuits must be 
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disabled. Disabling the control circuit prevents control signals 
from acting on the voltage regulator circuits. Disabling the 
protection circuit prevents false tripping of the TBC. 
The method chosen for this inverter system is to effectively 
short circuit the current transformers by saturating their cores. 
This is accomplished by an auxiliary winding on the LDP current 
transformer CTI3. The auxiliary winding of the LDC current trans-
former, located within the inverter, is connected to the C/P 
circuits by terminals CTI and CT2. The auxiliary windings of the 
two transformers are connected in series. The current through 
the auxiliary windings is controlled by transistor Q318 in the 
load-division protection circuit of figure 6. The circuit 
consists of a 28-volt source (pin 36), through auxiliary winding 
of LDC and LDP C-T's, current limiting resistor R360, Q318, and 
CR397 to ground. Sufficient current flows to saturate the cores 
under all load currents of an isolated subsystem. The secondary 
impedance of the saturated C-T's is reduced to 2 or 3 ohms 
resistive. 
Transistor Q318 is controlled by signals from the LBC-close 
amplifier and the TBC-close amplifier. The signal from the LBC-
close amplifier, collector of Q30, is fed through R338 and CR316 
to the base of Q310. This signal keeps Q310 turned on when the 
LBC is closed. Similarly, the signal from Q36, in the TBC-close 
amplifier, is fed through R341 and CR318 to the base of Q311 
turning Q311 on when the TBC is closed. When both Q310 and Q311 
are on, both Q312 and Q318 remain off, thereby distrupting the 
current through the dc bias windings on the subsystem current 
transformers in the load-division-control and load-division-pro-
tection loops. The current transformer cores are thus unsatur-
ated and function normally within the system loops. 
If either the load-bus or tie-bus contactor open, the re-
spective contactor close amplifier will no longer supply a sig-
nal to the lockout circuit. Either Q310 or Q311 will be turned 
off and will supply a signal to turn on the current coupled am-
pl,ifier Q312 and Q318. Under this condition Q318 provides a path 
for the bias or C-T saturating current. 
o erational descri tion of load-division sensin circuit. -
Load- ivision protectlon LDP senses the unbalance current de-
veloped when the load-division control circuits fail to maintain 
the current balance between inverters within the specified tol-
erance. The allowable current unbalance for this system is ten 
percent of rated current. The protection circuit must provide a 
signal to isolate the subsystem whenever the current unbalance 
exceeds this limit. The LDP is designed to trip for current un-
balances between ten and twenty percent of rated current. The 
current sensing arrangement is shown in figure 12. Note that the 
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Current Transformer Connections 
current transformer secondaries are connected in series. Hence, 
the current transformers are connected much like the Zone 1 dif-
ferential current protection circuit except that the number of 
current transformers connected in series is equal to the number 
of paralleled subsystems. Like the DP C-T's, any unbalance cur-
rent is forced to flow in the C-T burdens. Transformer T2 of 
figure 6 provides the burden for the C-T's. Transformer T2 pro-
vides three functions: (a) a burden for the current transformer, 
(b) circuit isolation for the LDP sensing circuit, and (c) a 
means of stepping up the C-T secondary voltage. 
The secondary voltage of T2 is rectified by the full-wave 
bridge rectifiers (CRl, CR2, CR3, and CR4) whose output is ap-
plied across R4, R5, and R331. Capacitor Cl filters the recti-
fied voltage. Potentiometer R5 is adjusted to cause Zener diode 
CR5 to conduct whenever the unbalance current is in the 10- to 
20-percent range. If this level is reached, CRS conducts turning 
Q308 on and Q309 off and starting time delay TD6. After the time 
delay, the latching circuit, consisting of Q2 and Q3, provides a 
signal to the TBC-trip amplifier. 
Circuit operation for three or more subsystems. - The load-
division protection selected for this system does not provide 
selective tripping for a two-inverter parallel system because 
tripping either TBC will effectively isolate the subsystems. 
However, for three or more paralleled inverters, selective trip-
ping is necessary. Demonstrating how a faulted subsystem can be 
determined in an n-inverter (n greater than 2) system, an analy-
sis of the simplified parallel-system diagram of figure 13a 
shows the effects of a faulted subsystem on the voltage developed 
across the secondaries of each current transformer. 
First assume that all sensing C-T's are identical and their 
exciting currents are negligible. Further assume that only one 
subsystem (say No.1) is faulted at a time. This means that 12, 
13, and In are equal. The C-T secondary currents are therefore: 
lsI = alIi Is2 = aI2i Isn = aIn 
where a = C-T turns ratio. 
It follows then that 
The circulating current is 
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Therefore, 
Now summing the voltages around the loop 
Vl + V2 + V3 + . . . + Vn = 0 
Vl = R (Ic - Isl) 
V2 = R (Ic I s 2) 
But 
It follows then 
and equation (7) becomes 
Vl + (n-l) Vn = 0 
Substituting (8) into (6) 
Vl = - Vl/(n-l) + (Isn-Isl)R 
which reduces to 
(n-l) 
Vl = n 
(6 ) 
(7 ) 
(8 ) 
(9) 
(10 ) 
There are two important points associated with equations 
(9) and (10). First, the voltage developed across each burden 
resistor is a function of two variables: the number of systems 
paralleled and the difference current. Note that if the differ-
ence current is zero, both Vl and Vn are zero. The second 
point is that Vl is greater than Vn whenever n is greater than 
2. This means that regardless of the magnitude of the difference 
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current, the voltage developed across the burden of the faulted 
subsystem is always larger than the voltage developed across the 
burdens of ~he unfaulted subsystems. This voltage difference can 
be used in either of two ways: (1) These voltages may be be ap-
plied to inverse time delays. The faulted subsystem time delay 
will always reach the Zener diode conduction voltage first, and 
trip the proper TBC because it is the higher voltage. (2) The 
information may be analyzed using comparator circuits to determine 
the faulted system. These circuits are discussed further under 
"Load Division Protection". 
There is one other consideration. It was shown that the 
voltage developed across the burden resistor is proportional to 
the number of paralleled subsystems. This means that if a LDP 
circuit is adjusted to trip at a given difference current (say 
20 percent of rated) for a system configuration (say two par-
allel systems), the trip point will vary as systems are added. 
If the sensing point always trips at the same voltage level, the 
difference current required to trip will actually decrease. 
Therefore, the sensitivity of the LDP circuit increases with the 
number of paralleled subsystems. Figure 13b shows the change in 
sensitivity. The maximum change in sensitivity is two to one, 
as n increases from two to infinity. This occurrence is not 
unique with this sensing circuit or with static inverters. The 
same problem exists in present aircraft electric power systems. 
The problem is circumvented by choosing tolerance limits for 
the time delays and trip points to include the expected variation 
due to the number of paralleled subsystems as well as the varia-
tions due to environmental factors and component tolerances. 
Paralleling Circuits 
Requirements. - The inverters used in this study provide 
three-phase, 400-Hz power by switching four square-wave power 
stages in a certain sequence. The sequence is determined by the 
inverter countdown circuit which is driven from the pulses ob-
tained from a 3200-Hz oscillator. This section of the report 
describes how this basic circuit of the inverter is controlled 
to meet the requirements of an automatically-controlled, parallel 
inverter system. 
Inverters operating in parallel systems have the same gen-
eral requirements imposed upon them as do the electromechanical 
generators. For a better understanding of the requirements and 
operation of inverters in parallel systems, a brief discussion 
of the various control functions of an inverter follows. 
l ___ _ 
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Figure 1 depicts a three-inverter parallel system. The 
function of the voltage regulator, as described earlier, is to 
adjust the terminal voltage of each inverter to maintain equal 
division of load among the inverters while maintaining the ter-
minal voltage within specified limits. In contrast to the indi-
vidual prime movers for frequency control in the parallel gener-
ator system, the parallel inverter system uses a central refer-
ence frequency oscillator. The use of a central reference fre-
quency eliminates the need for feedback loops as is required in 
the generator system. A more important consideration with re-
spect to paralleling inverters is that the system with a central 
reference frequency can be synchronized by simply bringing the 
inverter voltages into the proper phase relationship. This fact 
makes the automatic synchronization technique more attractive 
than the automatic paralleling technique generally used in 
parallel electromechanical generator systems. 
Relying upon the regulators to maintain the inverter voltage 
at the proper magnitude, the only condition left for automatic 
synchronization is the phase relationship of the inverter volt-
ages. The count-down circuits of the inverter are used to 
synchronize inverters for two reasons: (1) They provide the only 
intelligence as to the proper phase relationship of inverters in 
parallel systems, and (2) Unlike an electromechanical generator, 
the phase angle of the voltage behind the internal impedance of 
an inverter is easily obtained. 
The state of the count-down circuit of figure 3 provides the 
phase position of a given phase voltage. The flip-flop circuit 
identified as A is the reference point for each inverter. Through 
proper interconnections, flip-flop A in each inverter in a par-
allel system can provide a synchronizing signal to maintain all 
count-down circuits in phase. This connection serves to provide 
a restoring condition analogous to the synchronizing torque in 
paralleled generators. 
Four general specification elements for the paralleling 
ci-rcuit are: 
(1) The operation of the circuit must be automatic; i.e., 
the operator need only to apply power to the inverter. 
(2) The inverter to be paralleled must be forced into 
phase with the parallel system such that no frequency disturbance 
is induced into the parallel system. 
(3) The synchronizer must furnish a periodic signal to the 
parallel system to restore synchronism should it be momentarily 
lost because of a transient disturbance. 
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(4) The circuit used to develop the synchronizer circuit 
should not alter the functioning of the original inverter cir-
cuits. 
Circuit desi~n. - Several approaches to arriving at a 
paralleling circult which meets the four general specifications 
were analyzed. The most obvious approach, later rejected, was 
to use the signals developed for the manual paralleling scheme 
(as described in NASA CR-1224). This signal, while maintaining 
synchronism when the signals from both inverters were mutually 
effective, could not be used in a unilateral mode, i.e., one 
inverter forcing another inverter into phase with itself. The 
reason this signal is not sufficient to meet requirement 2 is 
that small delays accumulated in deriving the signal allow a one-
count shift (45 degree error for the test inverters). Thus the 
inverters would not be properly synchronized until the sync 
signals were mutually effective. The scheme finally chosen 
circumvents this problem by narrowing the synchronizing signal 
during initial synchronization. The original synchronizing sig-
nal is reinstated after paralleling has been completed to meet 
requirement 4 of the general requirements. 
Figure 14 is a logic schematic of the inverter countdown 
circuit and the logic functions required in the C/F circuits. 
Starting with the original synchronizing signal, waveform 
10 of figure 15, an improved synchronizing signal will now be 
generated. The reference transistor selected for this system is 
transistor Q18A in the countdown circuit. Referring to figure 
3, transistor Q18A can switch off only if Q18B, Q18C, and Q18D 
are on. As discussed in NASA CR-1224, Q18A can switch off only 
when capacitor C17A is charged in such a manner as to cause the 
base of transistor Q18A to be negative with respect to ground 
whenever the clock turns transistor Q4 on. This means that the 
voltage level at the point between capacitor C17A and diode CR42A 
must be lower than voltage at the collector of Q4. The collec-
tor voltage of Q4 is developed by voltage divider resistors R26 
and R27. The logic equation for the statement that Q18A can 
switch off only when Q18B, Q18C, and Q18D are on can be stated 
as: 
BS = Q18A = Q18B . Q18C . Q18D = B·C·D 
This signal is used to inhibit Q18A and is therefore called 
a blanking signal, BS. The BS must be applied between capacitor 
C17A and diode CR42A, figure 3, to inhibit Q18A. Since this sig-
nal must be a zero if Q18A is to switch, the following relation-
ship must exist. 
BS = Q18B . Q18C . Q18D = B + C + IT ( 11) 
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The signal defined by equation (11) is shown as waveform 10 
in figure 15. The desired signal is shown as waveform 11 in figure 
15. Note that waveform 11 is waveform 10 except that the avail-
able switching time for transistor Q18A has been reduced from the 
original 1/1600 second. The switching time available is also 
centered around the switching point of Q18A. A convenient sig-
nal for decreasing the switching time and still maintaining sym-
metry around the switching point is the voltage of the square-
wave oscillator. Note that the available switching time for Q18A 
can be reduced to 1/3200 second with this signal. The cross-
hatched area of waveform 11 corresponds to a positive half cycle 
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of the reference oscillator for the leading edge of the blanking 
signal and to a negative half cycle for the trailing edge. In 
order to modify equation (11) to obtain waveform 11, some addi-
tional information is required. Waveform 2 of figure 15 is the 
status of Q18A. As stated above, the signal required to lengthen 
the trailing edge of waveform 10 is the positive half cycle of 
the reference oscillator. If this signal were added directly to 
waveform 10, the proper time for Q18A to switch would also be 
blanked. Note, however, that Q18 is off at the same time the 
oscillator voltage is positive, and Q18A is on when the undesired 
positive pulse is present. The logic equation for the extension 
of the trailing edge is therefore 
a = A'R = Q17A'R (12 ) 
R = Positive half cycle of reference oscillator 
a Signal extending leading edge of the blanking signal 
Waveform 12 in figure 15 shows the signal developed from equa-
tion (12). The leading edge of the blanking signal can be ex-
tended in the same manner. The state of the reference oscilla-
tor is negative (R) and the state of Q18A is position (A) for 
this condition. The logic equation is 
S = A'R = Q18A'R 
S = Signal extending the trailing edge of the blanking 
signal 
(13) 
Waveform 13 ln figure 15 shows the waveforms developed from equa-
tion (13). 
Figure 15 shows that equation (12) develops a narrow blank-
ing pulse. This pulse is caused by the delay in developing the 
clock pulse and consequently the delay in switching Q18A. This 
delay also caused the failure of a more simple synchronizing 
circuit. If waveform 12 were fed back into the inverter blanking 
signal, an ambiguity would occur because this switching statement 
implies that Q18 be off if it is to be switched off. Therefore, 
this statement cannot control the switching of Q18A after the 
inverter is paralleled. 
There are two avenues which may be followed in developing 
the required synchronizing signal. One is to use waveform l3(S) 
in comb~nation with waveform 10 (BS) to eliminate the ambiguity. 
This concept was not used for the paralleled inverter system be-
cause the original blanking signal (BS) would be modified. The 
following configuration was chosen to positively ensure that an 
on-coming inverter would be in phase with the parallel system 
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when the parallel operation was completed, i.e., both LBC and TBC 
were closed. Since a is an ambiguous signal for primary control 
of the inverter countdown, a means of preventing this signal from 
reaching the inverter that generates it must be incorporated into 
the control logic. This can be achieved by employing two busses. 
Signals composed of a and S from each paralleled inverter are 
common to one bus. This bus is called the startup sync signal 
bus (SUSS). The original blanking signal (waveform 10, figure 
15) from the paralleled inverters is common to a second bus, 
designated sync bus. During parallel operation, waveform 10 of 
each inverter is available through a static switch to maintain 
synchronism. 
In order to startup and parallel reliably, however, wave-
form 14 of the parallel system (figure 15) must be combined with 
the sync signal (waveform 10) such that waveform 15 is fabricated 
To prevent waveform 14 from affecting the operation of the paral-
leled system, it must be injected into the countdown of the on-
coming inverter without being reflected onto the sync bus. This 
can be accomplished by the OR gate in the synchronizer portion of 
figure 14. This OR gate in conjunction with the static switch 
prevents the SUSS from reflecting onto the sync bus. The startup 
sync bus signal cannot be present at the OR gate after the static 
switch is closed. This can be accomplished by gating the startup 
sync signal only when the LBC is not closed. If a NOR gate is 
placed in series with the OR gate, whose inputs are (a) the wave-
form 14, and (b) the LBC close signal, the SUSS can be injected 
into an inverter which is starting up without affecting the 
parallel system. To prevent the SUSS developed by the on-coming 
inverter from reaching the startup sync bus, it is blanked by 
the LBC-CL and TBC-CL signals until the on-coming inverter has 
been paralleled to the system. The logic equation for the start-
up synd signal (SUSS) is then 
SUSS = (a + S) • (LBC-CL) (TBC-CL) (14) 
Since the inverse of the signal is required, the following rela-
ti9nship must exist. 
(LBC-CL) (TBC-CL) (15 ) 
Waveform 15 of figure 15 is developed from the SUSS and BS (wave-
form 10) by 
SYNC = BS + [SUSS + LBC-CL] 
= [(SUSS) (LBC-CL)] + BS (16 ) 
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Figure 14 is a logic schematic of the complete sync generator 
and control. The circuit used in the development of the sync 
control is shown in figure 6. 
The circuit operates in the following manner. The sync 
bus signal generator of figure 6 consists of two AND gates 
and transistor Q15. Q15 is off if either the LBC-CL or TBC-CL 
signals are zeros. If both are positive, signals R and A oper-
ate through the two AND gates and Q15 to develop the SUSS des-
cribed in figure 15. R is the 3200-Hz reference oscillator and 
A is the state of flip-flop A in the inverter countdown circuit. 
Transistor Q24 of figure 6 gates the signal from the SUSS bus 
to the inverter being paralleled whenever the LBC is not closed. 
Q24 inverts the signal from the SUSS bus by means of the single 
input AND gate in its base drive. The AND gate is used here to 
provide a base drive independent of the number of inverters op-
erating. When the system is starting up, Q23 is off and the sig-
nal from the sync bus (waveform 10) is available through diode 
CR327. The SUSS is added to the sync signal through diode CR330. 
During startup then, the blanking signal injected into the on~ 
coming inverter is waveform 15 of figure 15. When the LBC is 
closed, Q24 is turned off, removing the signal from the SUSS bus 
from the blanking signal. The closure of TBC indicates that the 
on-coming inverter is paralleled and Q23 is turned on by the AND 
gate driving Q22. The combination of CR326 and Q23 provides a 
bilateral path for the blanking signal, which is now waveform 10 
of figure 15. All inverters have now reverted to the synchronizing 
signal used in the original parallel inverter study, thus meeting 
one criteria set forth in development of the automatic synchroni-
zing circuit. 
Actual waveforms and further description of the operation 
of the automatic synchronizing features of this system are pre-
sented in the later discussion of "System Tests". 
The circuit described provides a means of synchronizing 
inverters during initial application of power to the inverter. 
Synchronization is maintained throughout the paralleled mode of 
operation by providing a synchronizing pulse once each cycle. 
The complexity of the circuit derived in this program is due to 
the four general specifications set forth at the beginning of 
this section. Should a new inverter development be initiated, 
the circuits could be greatly simplified by including a synchro-
nizing criterion to the design of the countdown circuit. 
This circuit concept can be used on any inverter that can 
accommodate a synchronizing signal to maintain a particular phase 
angle relationship with respect to other inverters. However, 
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this technique is directly applicable to those inverters oper-
ating from a common reference frequency and utilizing countdown 
circuits to establish when a particular power transistor is to 
be switched. This circuit would not be applicable to paralleled 
inverters operating from different frequency references. In 
this case, the phase angle relationship would have to be main-
tained by feedback circuits deriving error signals from the 
sensed phase currents in the load division circuits. (See NASA 
CR-1224. ) 
CONVERTER CONTROL AND PROTECTION 
Two modes of system operation for tIle converter system are 
provided: automatic and manual. Although automatic system op-
eration is the normal mode, manual system operation is provided 
if the automatic means fails. 
A manual override switch, provided for each subsystem, se-
lects the mode of system operation. Selection of either mode of 
operation for a subsystem prevents the other mode from operating. 
When the switch is placed in the AUTOmatic position, 28 volts dc 
is supplied to the automatic control and protection circuits and 
to a converter control switch. The subsystem is then ready for 
automatic operation. When the switch is placed in the MANual po-
sition, a ground circuit is provided for the trip and close coils 
of the converter control contactor, the load-bus contactor, and 
the tie-bus contactor through manually operated switches. In the 
OFF position, neither automatic nor manual operation is provided. 
Figure 16 shows the connection of the switches necessary for both 
automatic and manual system operation. 
Man u a 1 S Y stem 0 per a t ion 
Manual system operation, the secondary mode, provides a 
means of operating a subsystem independent of the automatic con-
trol and protection circuits. During manual operation, the auto-
matic control and protection circuits are not operative. 
To operate the system manually, four switches are required 
in addition to the manual override switch. Figure 16 shows the 
connection of these switches. Three of the switches are used to 
control the converter control contactor (S3), the load bus con-
tactor (S4), and the tie bus contactor (S5). Switch S7 is used 
to interconnect the load-division-control circuit in the converter 
(NASA CR-1224). To prevent S7 from interconnecting the load divi-
sion Circuits during the automatic mode of operation, S7 is wired 
through MOS so that the connection is not complete unless MOS is 
in MANual position. 
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Placing the MOS in the MANual position selects the manual 
mode of system operation. The converter is then energized by 
placing the CCC manual control switch in the CLOSE position. 
After the converter is started, it is connected to the subsystem 
load bus by placing the LBC manual control switch in the CLOSE 
position. To connect the subsystem to the tie bus, the terminal 
voltages of the converter must be of the same magnitude as the 
converters already connected to the tie bus (unless, of course, 
no other converter is connected to the tie bus). For these sy-
stems, voltage may be within five percent of rated value. After 
ensuring that the voltages are proper, the TBC manual control 
switch (S5) is placed in the CLOSE position and the load division 
control switch, S7, is closed to activate the load-current divi-
sion circuit within the converter. In the manual mode of opera-
tion, the external automatic control and protective functions are 
inoperative. However, the voltage regulator and load division 
control circuits located within the converter are operative. Any 
contactor may be operated manually and in any sequence when the 
converter is in the manual mode of operation. 
One additional manually operated switch (S6) is provided. 
Its purpose is to isolate the subsystem load bus from the entire 
system. This switch is called the Manual Load Control Switch in 
figure 16. The manual load control switch can be operated during 
either automatic or manual system operation and is provided to 
connect a particular subsystem converter to the system tie bus 
without supplying the load bus for that subsystem. 
Development of Automatic Control and Protection Functions 
Automatic system operation requires only one manual switch 
(CCS in figure 16) in addition to the manual override switch. 
The function of the CCS is to connect dc power to the converter 
by closing the converter-control contactor. The rest of the 
startup procedure is performed automatically by the control and 
protection (C/P) circuits. 
Automatic control of a parallel converter system includes 
the assurance that conditions are proper for parallel operation 
before a converter is paralleled to the system. The automatic 
protection circuits function to ensure that these conditions 
prevail while a converter is operating. The function of the pro-
tive circuits is not to restore a malfunctioning converter sub-
system to normal conditions, but to isolate that portion of the 
subsystem from the parallel system which is not operating within 
the nominal limits prescribed for the system. The first section 
of this report defines the general requirements and approach to 
protection as it applies to converters in a parallel system. 
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Figure 1 shows the layout of a parallel converter system with 
the required sensing points indicated by circled letters A, B, C, 
D, E, and F. The present discussion integrates these elements 
into a control and protection network to determine the various 
normal and abnormal modes of system operation. 
The control and protection requirements are first translated 
into a truth table which specifies a set of circumstances that 
must exist before a desired action can occur. Circuit implemen-
tation is accomplished by providing the necessary sensing cir-
cuits to monitor system parameters and then providing the re-
quired logic circuits to meet the specifications generated by the 
truth table. The following section generates each column of the 
truth table (table IV). 
As stated above, there are two requirements for initiating 
converter startup in the automatic mode of operation: the MOS 
must be in the AUTOmatic position and CCS must be in the closed 
position. To prevent a tripped CCS from reclosing, a third con-
dition is imposed: the NO CCS TRIP signal must be present. 
Column 1 of table IV shows this. This can be stated in symbolic 
form (see symbol column of table IV) as 
Tl = A . B . I 
After system startup has been initiated, the output of the 
converter remains zero for about five seconds. This time delay 
is a part of the converter circuits. Because the output is zero 
for an extended time, the ICS must also initiate a time delay 
within the C/P circuits to allow time for normal startup. This 
time delay is identified as the no-power-ready time delay (TDl), 
and it provides seven seconds for converter startup. Time delay 
TDI is controlled by two elements: (1) the position of the CCS 
and (2) the state of the LBC-CLOSE memory. 
The LBC-CLOSE signal is used to stop TDI when the converter 
starts up normally. TDI will continue to run unless the CCS is 
moved to the TRIP position or an LBC-CLOSE signal is obtained. 
If a power-ready condition (no abnormal voltage) is not 
achieved within the 7 seconds, a no-power-ready signal is gen-
erated. This signal provides a trip signal to the CCC, a close 
signal to the TBC, and a lock-out signal to the LBC-CLOSE cir-
cuit. This isolates the faulty converter from the system and 
connects its load bus to the parallel system through the TBC. 
Column 2 shows the requirements for a no-power-ready signal and 
column 3 shows the result of this operation. The lock-out of 
the LBC-CLOSE signal could be accomplished by sending a signal 
to the LBC-TRIP circuit or by blanking the close signal. The 
latter method was chosen for a no-power-ready fault on the 
converter. 
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Table IV. Truth Table for Converter Automatic 
Control and Protection 
Independent Variable Column Number 
Symbol Variable 
A 
B 
C 
D 
E 
F 
G 
H 
I 
J 
K 
L 
MOS-AUTO 
CCS-CLOSE 
CCS-TRIP 
OV 
III III III 1 
1 1 
1 1 1 1 1 1 
1 
UV 
TDI 
No power Ready-Memory 
TD2 
a 
a 1 
a 1 
1 
1 a 
1 
CC-TRIP (memory) 
LBC-CLOSE (memory) 
LBC-TRIP (memory) 
DTB (no voltage 
01111 
M 
N 
o 
P 
Q 
R 
S 
T 
U 
V 
W 
X 
Y 
Z 
on tie bu.) 
AP 
TD7 - initiated by M 
TBC-TRIP (memory) 
LDC & LOP-TRIP (memory) 
T03 
DP 
COCP 
T04 - initiated by S 
TD5 - initiated by T 
TB OC 
T06 - initiated by V 
LDP 
TOS - initiated by X 
TRIP Memory Circuit 
Re.et 
Dependent Variable 
o 
1 1 
1 1 
1 1 
a a a 0 0 
o 0 
1 1 
Column Number 
1 1 
1 II 
1 
1 
1 
1 
o 0 0 0 
1--
o 
1 
1 
o II 
Symbol Variable 1 2 3 4 5 6 7 B 9 10 11 12 13 14 15 16 
Tl 
T2 
T3 
T4 
T5 
T6 
T7 
TB 
T9 
LEGEND 
CC-CLOSE 
No Power Ready Memory 
LBC-CLOSE & set memory 
TBC-CLOSE 
CCC-TRIP & set memory 
LBC-TRIP & set memory 
TBC-TRIP & set memory 
LDP & LDC-CLOSE & 
set memory 
LOP & LOC-TRIP & 
set memory 
1 
1 
1 - indicates that the condition must 
exist t o perform the function 
o - indicates that the condition must 
not exist to perform the function 
II - indicates that either a 1 or a 
may exist (don't care) 
(a)-T(n) is transmission or action 
resulting from a specific combination 
of independent variables. 
1 
1 1 1 1 1 
1 
II 
1 1 II 1 
1 1 1 1 
III 
1 1 
1 
1 
1 
1 1 III 1 1 1 
NOTES 
1 - System Control and Protection is 
accomplished on a subsystem basis. A 
Subsystem is considered paralleled 
when both LBC and TBC are closed . 
2 - All functions reading horizontally 
are OR functions, while all funct i ons 
reading vertically are AND functi ons. 
3 - See Figure 6 for definition o f 
other terms. 
63 
Alternately, if a power-ready condition is achieved within 
7 seconds, and lasts for more than 0.20 second (TD2) , a signal 
to close the LBC is generated. TD2 ensures that the power-ready 
indication was not a transient condition. The output of TD2 
initiates a memory circuit since an abnormal voltage condition 
can remove the signal before the LBC is actually tripped. The 
output of the memory circuit provides an output until reset 
by a LBC-TRIP signal (column 4 of table II). The LBC-CLOSE 
signal stops TDI, closes the LBC, and supplies logic signals to 
other parts of the control and protection circuits. Closure of 
the LBC connects the converter subsystem to its load bus provid-
ing isolated system operation. This condition is only momentary, 
however, because the control circuit will attempt to close the 
tie bus contactor (TBC). 
Since closure of the TBC initiates parallel operation, con-
ditions for parallel operation must be satisfied. In the con-
verter system, the system tie bus may be either at zero potential 
or at rated voltage. Two C/P circuits provide the necessary in-
formation to properly parallel. One condition is that no other 
subsystem is connected to the system tie bus (zero potential). 
This condition is called a dead tie bus (DTB). The DTB sensing 
circuit will then provide a signal to close the TBC if the tie 
bus voltage is nearly zero. To prevent the DTB from prematurely 
closing the TBC, an inhibiting or blanking signal from the LBC-
CLOSE memory is used. Column 5 of table II shows the necessary 
signals for closing the TBC with a dead tie bus. 
The second condition for closing the TBC is that the system 
tie bus has rated voltage applied to it from other subsystems. 
The autoparalleling (AP) circuit provides a closing signal under 
this condition. If both the voltage on the tie bus and the volt-
age on the load bus are within specified limits of nominal rated 
voltage, the AP circuit provides a close signal after a short 
time delay (TD7). TD7 provides 0.20-second delay to ensure that 
the AP indication was not a transient condition. column 6 shows 
the necessary signals for closing the TBC when other subsystems 
are connected to the tie bus. 
Because the closure of the TBC represents parallel operation 
under normal startup conditions, the load-division control cir-
cuit, located in the converter, and the load-division protection 
circuit must be activated. Therefore, the DTB or the AP signal 
is used to activate these circuits. Columns 7 and 8 of table IV 
show the signals necessary to activate the load-division control 
and protection circuits. Because it is sometimes desirable to 
close the TBC for reasons other than parallel operation, it is 
necessary to prevent the activation of these circuits when either 
the LBC or TBC are tripped. This means that the load-division 
control and the load-division protection circuit cannot function 
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unless both the LBC and TBC are closed. Columns 9 through 16 show 
that any fault condition that trips either the TBC or the LBC 
also sets a memory circuit which trips the load-division control 
and protection circuits. 
Columns 9 through 16 of table II show how the protection 
circuits operate for parallel or isolated system operation after 
startup. As explained previously, abnormal voltage faults on a 
converter in a parallel system appear as load-division errors 
but mayor may not exceed the overvoltage or undervoltage trip 
limits. However, in an isolated system, the faults will show up 
directly, as an abnormal voltage. Since overcurrent faults and 
load-switching transients can cause temporary abnormal voltage 
conditions, a time delay is required to prevent false tripping. 
Because TDl is too long to provide this function, another time 
delay (TD3) is used. TD3 does not operate during normal startup 
because it requires a signal from the LBC-CLOSE (memory) in ad-
dition to a signal from either the overvoltage or the undervolt-
age protection circuit. Columns 9 and 10 show the conditions 
for an abnormal voltage fault. 
The time delays used in the overcurrent protection circuits 
for Zones 2 and 3 (figure 1) provide two functions. First, the 
time delays allow time for the secondary protection (fuses, 
thermal circuit breakers, and the like) to operate. Second, the 
time delays provide the necessary signals to differentiate be-
tween a tie-bus and a load-bus fault. Time delays TD4, TD5, and 
TD6 provide these signals. 
Converter overcurrent sensing (COCP) senses the total cur-
rent of the converter. If the converter current exceeds 120 per-
cent of rated current, TD4 is initiated, and if the converter 
overcurrent condition persists beyond TD4, TD5 is initiated. 
Current delivered to a subsystem load bus from the tie bus 
is monitored by the tie-bus overcurrent-sensing circuit (TBOC). 
When both the tie bus and converter are delivering current to 
the load bus, the effects of the two currents are additive. How-
ever, if the converter supplies both load-bus current and tie-
bus current, the effects of the two are subtractive. A detailed 
description of the tie-bus overcurrent-sensing circuit appears 
later in "Overcurrent Sensing Circuits." 
The tie-bus overcurrent-sensing circuit initiates TD6 when 
the total current to the load bus is greater than 120 percent of 
rated. Therefore, if a subsystem load bus is faulted, the tie-
bus overcurrent-sensing circuit in the faulted subsystem will 
indicate a fault; whereas, the paralleled, unfaulted subsystems 
will indicate only a converter overcurrent. 
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Overcurrent faults on the tie bus of a parallel system ac-
tivate all the converter overcurrent-sensing circuits; thus, 
TD4 is started on all subsystems. Since the converters are de-
livering current to the tie bus, the tie-bus overcurrent-protec-
tion circuits are not activated and TD6 is, therefore, not ini-
tiated. To determine the location of the fault, TD4 trips the 
TBC and starts TD5. TD5 trips the LBC if the fault persists. A 
tie-bus fault initiates TD4 which starts TD5 and trips the TBC, 
isolating each subsystem from the tie bus (column 11 of table IV). 
This removes the converter overcurrent-sensing signal, discharg-
ing TD4 and stopping TD5. Each subsystem now operates as an 
isolated system, i.e., each supplying power to its load bus. 
Over current faults occurring on a subsystem load bus also 
initiate TD4 through the converter overcurrent-protection cir-
cuit on each of the paralleled converters. The subsystem with 
the faulted load bus initiates TD6 through the tie bus overcur-
rent-protection (TBOC) circuit. TD6 is initiated because the 
primary winding on the TBOC circuit adds the current from the 
converter to the current received from the tie bus. Since the 
remainder of the parallel system sees an apparent tie-bus over-
current condition, TD6 must be shorter than TD4 to remove the 
faulted subsystem from the tie bus (column 12). This sequence, 
therefore, removes the overcurrent condition stopping TD4 on the 
remainder of the parallel system. TD4 of the faulted subsystem 
continues to see the over current condition. The signal from TD4 
to trip the TBC may be provided but will have no effect on system 
operation since the TBC has already been tripped by TD6. TD4 ini-
tiates TD5 which, when elapsed, trips the LBC (column 13). The 
faulted load bus is thus isolated from the parallel system and 
the converter which normally supplies the load bus. Since the 
converter itself is not faulted but is prevented by the tripped 
LBC from supplying a load, the converter control contactor (CCC) 
may be tripped or left closed. A "don't care" or "PHI" condition 
is thus established. 
The truth table requirements for a Zone 1 overcurrent fault 
and for a load-division fault (columns 14 and 15) may be obtained 
directly from the earlier discussion "Control and Protection for 
Paralleled Static Inverters and Converters", 
To shut down an unfaulted subsystem, the converter control 
switch provides a trip signal to the CCC, the LBC, and the TBC. 
These contactor trip signals also trip the load-division control 
circuit and load-division protection circuits by signals from 
the LBC and TBC trip memory circuit. Column 16 of the truth 
table shows this action. 
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To implement the C/P circuits from the truth table , the 
logic statements governing each controlled or dependent variable 
are written from the columns of the truth table. For example, 
the load-division control close signal (T8) is activated either 
by column 7 or by column 8. Reading vertically, LDC-CLOSE must 
have either of the following conditions: (1) MOS in the AUTO 
position, an LBC-CLOSE signal, a signal from the DTB circuit, 
and no LDC-TRIP signal; or (2) MOS in the AUTO position, a sig-
nal from the AP circuit, a signal from TD7, and no LDC-TRIP sig-
nal. This may be written symbolically as: 
T8 = LDC-CLOSE = A·J·L·P + A·M·N·P 
= A·P. (J.L + M.N) . (17) 
Equation (17) says: close the load division circuit only when 
A and (NOT p) and either (J and L) or (M and N) are present. 
Because time delays require sustained signals to cause them 
to time out, (M·N) may be redefined to be Mn. This is read: 
signal M after time delay N. Also as in the case of the invert-
er, signal A indicates that 28 volts is applied to the C/p cir-
cuits. Therefore, if A is not present, no other signal can be 
present. Signal A is therefore understood to exist in the logic 
diagram and is therefore omitted from the logic statement. 
To ensure that the LDC-CLOSE signal is present until either 
the LBC or TBC is tripped, signal T8 is latched in. Equation 
(17) then becomes: 
T8 = [(J·L) + Mn + T8] . P (18) 
This can be further modified by reduction formulas to become: 
T8 = (J·L) + Mn + T8] + P (19) 
Equation (19) is shown in the converter control and protection 
logic diagram (figure 17). The latch or memory circuit used in 
the converter C/P is a silicon-controlled rectifier (SCR). The 
details of applying an SCR as a memory circuit are discussed in 
"Converter Control and Protection Circuit Design". 
Another example of circuit implementation is the load-divi-
sion control trip signal. Columns 9 through 16 are the possible 
protective functions that must trip the LDC circuit. Noting that 
columns 9 through 16 also trip either the load-bus contactor or 
the tie-bus contactor, the LDC-TRIP signal can be simplified by 
simply taking the LBC-TRIP signal and the TBC-TRIP signal rather 
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Figure 17. - Converter Automatic Control and 
Protection Logic Diagram 
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than the signals which initiate them to generate the LDC-TRIP 
signal. To ensure the presence of the LDC-TRIP signal until man-
ually reset, the signal is latched-in as in the case of the LDC-
CLOSE signal. From the above analysis of the truth table, the 
load-division control trip signal can be stated as: 
T9 = LDC-TRIP = [(LBC-TRIP) + (TBC-TRIP) + T9] . Z. (20) 
Equation (20) can be modified as before to be: 
T9 = [(TBC-TRIP) + (LBC-TRIP) + T9] + Z. (21) 
The reset signal, Z, is shown dotted in figure 17 because ~ 
is derived by removing dc power to the panel by sWitching MOS to 
the OFF or MANual position. This approach to resetting the mem-
ory is explained in more detail in the later discussion of "Logic 
Functions". 
The rest of figure 17 is generated using the same approach 
as the examples just given. The final form of each equation is 
listed in table V. The design of each of the sensing and signal 
processing circuits is described in the following section. 
CONVERTER CONTROL AND PROTECTION CIRCUIT DESIGN 
This section provides an operational description of how each 
sensing, logic, and output function operates, the need for each 
type of circuit having been established. Figure 18 is a sche-
matic diagram of the complete converter control and protection 
circuit. 
Regulated Direct Current Power Supply 
The operation of this circuit was previously described under 
"Inverter Control and Protection Circuit Design." The shunt reg-
ulator consists of resistor R42 and Zener diode Z20. 
Logic Functions 
Five basic types of logic functions are used throughout the 
control and protection circuits of the converter system. The 
first four logic functions were previously described under 
"Inverter Control and Protection Circuit Design." The latching 
circuit - memory logic is described below. 
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Table V. - Logic Equations for Inverter 
Control and Protection 
Column 
Number in 
Truth Table 
1 
2 
4 
3, 5, 6, 9 & 
10 
3, 9, 10, 
13, 14 & 16 
9, 10, 13, 
14 & 16 
11, 12, 15 & 
16 
7 & 8 
9, 10, 11, 
12, 13, 14, 
15 & 16 
Dependent 
Variable 
Tl 
T2 
T3 
T4 
'1'5 
T6 
T7 
T8 
T9 
Final Equations (a) 
(See table 4 for symbol definitions) 
[B"J]f + T2 + Z 
[(D+E)"G]h + T3 + K 
{r + (J6) + Mn + [(D+E)"J]q}" 5 
r + [(D+E)"J]q + Su + R + (A"C) + T5 + Z 
[(D+E)"J]q + Su + R + (A"C) + T6 + Z 
(J"L) + M + T8 + P 
[(D+E)"J]q +St +vw +SU +R+[XoP]y +(AoC)+T9 +Z 
a - Lower-case subscripts indicate that a time delay, 
corresponding to the CAP letter of table 4, must 
time-out before the fault signal is received" 
Latching circuit - memory logic. - The converter control 
and protection logic requires several memory or latching circuits 
to ensure certain signals even though their initiating conditions 
have disappeared. The latching feature of the controlled recti-
fier, SCR, provides this function. Once a SCR has been turned on, 
the gate has no further control over it. One application for the 
memory is the contactor trip signals. To prevent contactor cy-
cling, a trip signal gates a SCR on, grounding all contactor close 
signals. The lockout circuit is used for the CCC, the LBC, and 
the TBC. Figure 19 shows the circuit. 
The contactor close signal is processed through Ql and Q2. 
When either A or B is present, transistor Ql is on and Q2 is off, 
thus supplying a signal to point 2 through R2 and R3. This en-
ergizes the contactor close coil. 
Should a trip signal occur at either C or D, the contactor 
trip coil is energized through R5. At the same time, CRI is 
turned on through R4. With CRI on, point 2 is grounded until the 
current through CRI falls below the holding current. This is ac-
complished when dc power is removed by placing the MOS in the OFF 
or MANual position. Signals C and D no longer have control of 
CRI. 
The logic diagram and logic equations for the contactor trip 
and close circuit are shown in figure 19. Note that the effec-
tive loss of gate control is shown by the feedback of signal T2 
to the first NOR gate in the section labeled memory. This is 
also shown in the logic equation for T2 which implies that T2 is 
available even though C and D are removed so long as the RESET 
signal is not present. Reset is noted by the removal of the 15-
volt power supply. 
The memory portion (SCR and gate drive) of this circuit is 
also used to turn on and turn off the transistor controlling the 
load-division control and protection circuits and circuits in the 
power-ready circuit. It is seen that the single SCR performs the 
function of a two-transistor flip-flop or memory circuit. 
Contactor Trip and Close Amplifiers 
The circuits used to provide control of the subsystem con-
tactors are shown in figure 18 in the portions of the circuit 
marked CCC control, LBC control, and TBC control. The circuits 
are basically the same, differing only in the number of input 
signals. 
The operation of the LBC-control circuit is as follows: 
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When 28 volts are applied to the control and protection cir-
cuits, a signal is applied through R59 to the base of Q38, turn-
ing it on. With Q38 turned on, the signals through R56 and R60 
are prevented from appearing at pin F. When the LBC is to be 
closed, a signal appears at pin D. This signal is applied through 
D88 to the base of Q37 turning it on. with Q37 on, Q38 is turned 
off and an output signal is applied through D34 to pin F. The 
voltage at pin F is then applied to the gate of CR8, energizing 
the LBC close coil. 
Signals to trip the LBC appear at pins J, G, or B. These 
signals and diodes D92, D128 and D74 constitute an OR circuit, 
i.e., any of these signals provide a gating signal to CR7 through 
R127. Turning CR7 on energizes the trip coil of the LBC. Simul-
taneously, the trip signal gates CRIO on through R126 and D3. 
With CRIO turned on, the signals appearing at pin F are shunted 
to ground, through R60. CRIO provides a latching or memory to 
prevent the LBC from closing. CRIO remains on until reset by 
placing the MOS in the manual position (removing power supply 
voltage). An additional signal is provided at pin N through D73. 
This signal is applied to pin I on the load-division control 
board to deactivate the load-division control and protection 
circuit. 
The input signals to close the TBC are applied at pins C, 
D, and P of the TBC control board while signals to trip the TBC 
are applied at pins B, G, J, and M. 
The converter control contactor is closed by placing the 
converter control switch ip the ON position. Signals to trip 
the converter contactor are applied to pins B, G, H, and L of 
the CCC control board. 
Abnormal Voltage Sensing Circuits 
The abnormal voltage sensing circuit is shown in figure 18 
in. the portion labeled abnormal voltage. 
Subsystem voltage is sensed at the point of regulation. The 
point of regulation is point B of figure 1. The voltage is ap-
plied to two resistive, voltage-divider circuits from pin A on 
the abnormal voltage board. One voltage divider detects system 
overvoltage conditions while the other detects undervoltage con-
ditions. 
Overvoltage is detected by applying system voltage across 
the voltage divider consisting of RI09, Rl, R93, and R2. An out-
put voltage proportional to the system voltages is provided by 
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the tap between Rl and R93 and is compared to the reference Zl. 
When the system voltage exceeds 168 volts (nominal voltage is 
IS3 volts), the output voltage of the voltage divider exceeds the 
breakdown voltage of Zl and provides a base signal to Ql, turn-
ing it on. This shunts the signal normally supplied to the base 
of Q33, from the IS-volt regulated dc bus through R6 and D8S to 
ground through D67, turning Q33 off. With Q33 turned off, the 
signal normally shunted to ground through R72 and Q33 is applied 
to Cll through R72. The combination of R72 and Cll operating 
from the IS-volt regulated dc bus provides a fixed time delay, 
TD3. When the voltage across Cll exceeds the breakdown voltage 
of Z18, a signal is supplied to the base of QS4, turning it on. 
The signal normally supplied to the base of Q53 through Rl16 is 
shunted to ground through Q54, turning Q53 off. This provides 
a signal to pins Band C of the abnormal voltage protection cir-
cuit through Rl12. This voltage is applied to the CCC, LBC, and 
TBC control circuits. 
Undervoltage is detected by applying the system voltage 
across the voltage divider consisting of R3, R94, and R4. An out-
put voltage, proportional to system voltage, is provided by the 
tap between R3 and R94. This output voltage is compared to the 
reference Z2. When the system voltage exceeds 138 volts, this 
output voltage exceeds the breakdown voltage of Z2 and provides 
a signal to the base of Q2 turning it on. This shunts the signal 
supplied to the base of Q3 through R5 to ground keeping Q3 off. 
A signal is then supplied to the base of Q33 through R6 and D8S 
turning it on if an overvoltage condition does not exist and the 
signal is not shunted to ground through Ql. 
When the system voltage is less than 138 volts, the output 
voltage of the voltage divider is less than the breakdown volt-
age of Z2. No signal is provided to the base of Q2, and it 
turns off, which turns Q3 on. The base signal to Q33 is shunted 
to ground by Q3 through R6 and D67 turning Q33 off. This starts 
TD3 as in the case of an overvoltage. 
Paralleling Circuits 
Dead-tie-bus circuit. - The circuit used to provide dead-tie-
bus protection is shown in figure 18 in the portion of the cir-
cuit marked DTB. 
The system tie-bus voltage is applied to pin A of the DTB 
circuit from pin 24 of the breadboard. This signal is applied 
to the base of Q32 through R62. If the signal at pin 24 is less 
than 5.0 volts, the voltage at the base of Q32 is not sufficient 
to turn it on. With Q32 off, a signal is provided at pin C through 
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R6l from the IS-volt regulated bus. This signal is applied to 
pin J of the AP-DTB logic board where signals are applied through 
Dl17 to pins A and I which activate the load-division control and 
protection circuits and provide a close signal to the TBC control 
board . 
If the system tie-bus voltage exceeds five volts, the volt-
age at the base of Q32 is sufficient to turn Q32 on. With Q32 
on, the signal normally provided to pin C through R6l is shunted 
to ground and no signal is provided to pin C of the DTB board. 
A lockout of the dead-tie-buscircuit, which operates in 
conjunction with power-ready protection, is provided to prevent 
its operation until a power-ready condition exists. If a power-
ready condition does not exist, Q40 on the abnormal voltage pro-
tection board is on. This shunts the dead-tie-bus signal sup-
plied to pin C to ground, through D98 and pin G on the DTB cir-
cuit board and Q40 on the abnormal voltage board. When a power-
ready condition is reached, Q40 is turned OFF. This removes the 
lockout signal and provides a signal to pin C of the dead-tie-
bus circuit board. 
Automatic paralleling circuit. - The circuits used to provide 
automatic paralleling are shown in figure 18 in the portion of 
the circuit marked load bus voltage AP, tie bus voltage AP, DTB, 
and AP-DTB logic. The function ·of these circuits is to determine 
whether the quality of power on either side of the TBC is proper 
for paralleling. The load-bus and tie-bus voltage AP circuits 
ensure that the on-corning converter is properly paralleled to a 
tie bus that already has operating converters connected to it. 
The DTB circuit allows the TBC to be closed when no other con-
verter is connected to the tie bus. The AP-DTB logic circuit 
provides the signal to operate the tie-bus contactor. 
The subsystem voltage, sensed at the point of regulation, 
is applied to pin A of the Load Bus Voltage AP Circuit. This 
voltage is applied to two paralleled voltage dividers consisting 
of ·R29, R30, R31, and R32. The combination of R29 and R30 is 
used to sense undervoltage conditions (voltages less than 138 
volts), and R3l and R32 is used to sense overvoltage conditions 
(voltage greater than 168 volts). 
An output voltage proportional to the subsystem voltage is 
provided by a tap between R29 and R30 and compared to the ref-
erence Zener diode, Z7. When the subsystem voltage exceeds 138 
volts, the breakdown voltage of Z7 is exceeded and a base signal 
is supplied to Q14, turning it on. With Q14 turned on, the 
signal normally supplied to the base of Q15 (through R33 and D27) 
is shunted to ground through Q14. This turns Q15 off. If the 
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subsystem voltage is less than 138 volts, the breakdown voltage 
of Z7 is not exceeded, and no base signal is supplied to turn Q14 
on. A signal is then supplied to the base of QlS, turning it on. 
An output voltage proportional to the subsystem voltage is 
provided by a tap between R3l and R32. The voltage is compared 
to the reference Zener diode, Z8. When the system voltage is les
s 
than 168 volts, the output voltage does not exceed the breakdown 
voltage of Z8. No base signal is then supplied to QlS, and it 
remains off. When the subsystem voltage exceeds 168 volts, the 
breakdown voltage of Z8 is exceeded, and a signal is supplied 
through D28 to the base of QIS. This turns QIS on. 
The voltage sensing circuits on the tie bus voltage AP cir-
cuit, which sense the tie bus voltage, operate as described above
 
for the load bus voltage AP circuit. The final action is con-
trol of Q17. If the voltage conditions required for automatic 
paralleling have been satisfied, QIS and Q17 are both turned off. 
This applies a signal through R39 and D124 to the base of QSS 
turning it on. With QSS turned on, the signal normally supplied 
to the base of QS6 through RlOl from the IS-volt regulated bus 
is shorted to ground, turning QS6 off. This applies a voltage 
to C6 through RI03 from the IS-volt regulated dc bus. This com-
bination provides a fixed time delay, referred to as TD7, and is 
required to override transient conditions during which the volt-
age limits for paralleling would be satisfied momentarily. The 
voltage across C6 is compared to the reference Z16. When it ex-
ceeds the breakdown voltage of Z16, an output signal is supplied 
to the base of Q49 turning it on. with Q49 turned on, the signal 
normally supplied to the base of QSO through R130 is shunted to 
ground and QSO is turned off. This provides a signal through 
R131 and Dl14 to pin A through D84 and to pin I through R138 to 
the load-division control and protection circuit boards, activa-
ting the load-division control and protection circuits, and to 
the TBC control circuit board to close the TBC. This establishes
 
parallel operation. 
Transductor Current Sensing Circuit 
Because some of the protective functions monitor system 
current, a method of sensing the magnitude of direct current is 
required. A transductor circuit provides an output voltage pro-
portional to the magnitude of the direct current. The transduc-
tor circuit consists of an ac source, two magnetic devices {trans-
ductor elements}, a full-wave bridge rectifier, a filter capacitor, 
and a resistive burden. Figure 20 is a schematic diagram of the 
transductor circuit. 
Each of the transductor elements is alternately driven into 
saturation each half cycle of the Royer oscillator voltage. One
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Figure 20. - DC Current Sensing Circuit (Transductor Circuit) 
core will saturate after absorbing some volt-seconds of the ap-plied voltage. With one core in saturation, its control winding appears as a short on the control winding of the remaining core. This reduces its impedance to zero, even though it has not sat-urated, and the remaining half cycle of the applied voltage ap-pears across the resistive burden. When the applied voltage changes polarity, the action is repeated with the other core be-ing driven into saturation. The voltage that appears across the resistive burden is first converted to a direct voltage by the full-wave bridge, thus providing a direct voltage output. 
When direct current is applied through the control windings, the cores are biased so that they will absorb less volt-seconds of the applied voltage. This results in a larger portion of the cycle appearing across the resistive burden and increases the average output voltage of the transductor circuit. This output voltage increases linearly with the magnitude of the direct cur-rent in the control windings. When the current through the con-trol windings is large enough, the cores are always in saturation and the output voltage of the Royer appears across the resistive burden. No further increase in output voltage will occur with increased current in the control windings, and this represents the maximum output voltage of the transductor circuit. 
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Figure 21 shows typical output characteristics of the trans-
ductor current-sensing circuit. For more detailed information o
n 
the design and operating characteristic of transductor circuits,
 
see Chapter 3 of reference 4. 
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Figure 21. - Typical Current Sensing Circuit Characteristics 
(Transductor Transfer Function) 
The transductor current-sensing circuit was used to sense 
the magnitude of direct current in differential-current protec-
tion, the overcurrent protection, and load-unbalance protection 
circuits. 
Differential Current Sensing Circuit 
The purpose of the differential protection circuit is to 
determine when the current at the load-bus contactor is not equa
l 
to the current in the ground return of the converter. The DP ci
r-
cuit protects the subsystem between points A and B of figure 1. 
Since this portion of the converter subsystem does not normally 
supply current to loads other than that connected to its load-bu
s 
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contactor, any time the ground-return current is not equal to the 
current leaving the LBC, a fault condition exists. The DP circuit 
consists of two current sensors (CSI and CS2 of figure 18) and a 
comparing circuit (the differential amplifier Q22 and Q23 of 
figure 18). 
The converter ground-return current is sensed by the trans-
ductor circuit, CSI, and the current at the load-bus contactor 
is sensed by transductor circuit, CS2. The output voltage of 
these two transductor circuits is applied across potentiometers 
R95 and R96, respectively. R95 and R96 are adjusted to match the 
output voltages for equal transductor control (load) current. 
The transductor sensing circuit is sensitive to current mag-
nitude but is not sensitive to current direction. Therefore, for 
feeder faults occurring in Zone I during parallel system opera-
tion, the fault could be supplied equal fault currents from both 
the converter and the system tie bus. Even though the currents 
are in opposite directions in the two current sensing circuits, 
the differential protection circuit would not indicate a Zone I 
fault should the magnitudes be equal. To provide correct opera-
tion for Zone I faults during parallel system operation, a block-
ing diode, D76, is connected in the converter output feeder at 
the LBC to prevent current from flowing into Zone I from the sys-
tem tie bus. This diode is essential for correct operation of 
the differential current protection circuit during parallel 
system operation. 
The output voltage of CSI is applied to the base of Q22 on 
the Differential-Current-Protection board. The output of CS2 is 
applied to the base of Q23 on the same board. When the voltages 
applied to the bases of Q22 and Q23 are equal, the transistor 
collector-to-emitter currents are equal. The voltage drop across 
R46 is equal to that across R47, and no voltage difference exists 
between the collectors of Q22 and Q23. The collectors of Q22 and 
Q23 are interconnected through a steering circuit consisting of 
D63 through D66, R51 and R135. Capacitor C8 suppresses voltage 
spikes. When the base signal of one transistor is different from 
that of the other, the amount of current allowed to flow through 
each transistor is different. This results in a different volt-
age drop across the collector resistors R46 and R47, resulting 
in a voltage difference between the collectors of Q22 and Q23. 
This voltage difference is proportional to the difference in in-
put voltage to the bases of Q22 and Q23 and is applied to the 
steering circuit and the voltage divider R51 and R135. An out-
put voltage, provided by a tap between R51 and R135, is applied 
to the base of Q39 through DI04, on the DCP-LB OC TD5 board. 
Power from the 15-volt regulated bus is applied through R89 
to the base of Q41, turning it on. This shunts the dc power to 
ground through R90 and prevents any output signal from being 
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supplied from pins A and G. When Q39 turns on (because of a dif-
ferential current signal) the signal supplied to the base of Q41 
is shunted to ground, turning Q41 off. This provides trip 
signals to the CCC control and the LBC control circuits through 
pins A and G. 
Overcurrent Sensing Circuits 
Converter overcurrent. - The overcurrent protection circuits 
used to provide Zone 2 and Zone 3 (figure 1) fault protection 
are shown in figure 18 in the portions of the circuits marked 
CS3, Feeder Fault Logic, and DCP-LB OC, TD5. The converter load 
current is sensed by the transductor circuit, CS3. An output 
voltage proportional to this load current is compared to the 
reference Zener diode, Z12. When the breakdown voltage of Z12 
is exceeded, an output signal is provided to the base of Q35 
through Rl14, located on the Feeder Fault Logic and TD4 board, 
turning Q35 on and Q19 off. With Q19 off, time delay TD4 is 
started. If the fault persists beyond TD4, transistors Q24 and 
Q26 are turned on. With Q24 turned on, Q25 is turned off and a 
signal through R148 is provided to the TBC control circuit to 
trip the TBC. 
If the overcurrent condition is removed when the TBC is 
tripped, the signal from the load-bus overcurrent transductor 
circuit is removed from the base of Q35. This results in Q19 
turning on, removing the signal from the base of Q26. This stops 
TD5 and prevents signals from being supplied to the CCC and LBC 
control circuits. 
However, if the overcurrent condition is not removed when 
the TBC is tripped, Q35 remains on and TD5 continues to run. If 
the fault persists beyond TD5, Q39 is turned on and Q41 is turned 
off. A trip signal through R90 to the CCC and LBC control cir-
cuits is provided through pins A and G of the DCP-LB OC TD5 board. 
Tie bus overcurrent. - The converter overcurrent sensing cir-
cuit senses fault current for both Zones 2 and 3 of a subsystem. 
To provide coordination between Zones 2 and 3, a second overcur-
rent sensing circuit for each subsystem is provided. The circuit, 
called tie-bus overcurrent, is shown in figure 18 in the portion 
of the circuit marked CS4 and TIE BUS OC TD6. Tie-bus current is 
sensed on the load-bus side of the tie-bus contactor using trans-
ductor T6. To determine the direction of the tie-bus current, 
the transductor elements contain two control windings. One con-
trol winding (B) of transductor T6 is connected between sensing 
points C and D of figure 1 to monitor the current delivered to 
the load. The second control winding (A) is connected between 
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sensing points C and E of figure 1 to monitor the current from 
the tie bus. Figure 22 shows the two control windings (A and B) 
and the tie-bus current sensing circuit. Of the five different 
possible conditions, two must cause the TBe to TRIP while the 
other three must not. These conditions are listed in figure 22. 
Control windings A and B are wound so that a load bus receiving 
current from the system t i e bus will add the ampere turns devel-
oped in each control winding to achieve a maximum number of am-
pere turns. The tie-bus overcurrent circuit is adjusted to pro-
vide an output signal only when the net ampere turns in the 
transductor element exceed eleven (NA = NB = 1). Referring to 
figure 22 and noting the sense of the currents and the polarity 
(dots) of the transductor elements, the equation for the total 
ampere turns is 
when the load bus is receiving current from both the tie bus and 
the converter. From this equation it is seen that the TBC will 
be tripped whenever the tie bus furnishes more than 5.5 amperes 
(ITB > 5.5 amps) to the load bus. This circuit protects the tie 
bus whether or not the subsystem converter is connected to the 
load bus, i . e., Ic = O. 
This circuit must not trip the TBC when the converter sup-
plies current to either the load bus or the tie bus. Equations 
3, 4, and 5 in figure 22 show the net ampere turns developed 
under this condition. utilizing the current limiting feature of 
the converter, equations 3, 4, and 5 show that the TBC will not 
be tripped if the maximum converter current is eleven amperes or 
less. Since the converter is limited to two per unit current 
(10 amperes), the tie-bus overcurrent circuit will not trip for 
any of the three conditions. 
When a tie-bus overcurrent condition exists, the output 
voltage of the transductor circuit is applied across the voltage 
divider R152 and R98 (figure 18). Potentiometer R98 provides an 
over current output signal when the current from the system tie 
bus to the subsystem load bus exceeds 5.5 amperes. The output 
voltage of the voltage divider is compared to the reference Zener 
diode, Z13. When the output voltage exceeds the breakdown voltage 
of Z13, a signal is provided to the base of Q31, located on the 
TIE BUS OC, TD6 board, turning it on. With Q31 turned on, the 
signal normally supplied to the base of Q30 through R54 is shunted 
to ground, turning Q30 off and starts time delay TD6. If the 
fault persists beyond TD6, Q47 is turned on and Q48 is turned 
off. A signal to trip the TBC is provided through pin A of the 
TIE BUS, OC, TD6 Board. If the fault persists after the TBC 
trips, the converter overcurrent sensing circuit continues TD4 
and TD5 as before. 
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Summary of Equations for Net Ampere-Turns 
NA = NS = 1 
Condition 
Load Sus Receiving Current from (TRIP) : 
1. Converter and Tie Sus 
2. Tie Sus only 
Converter Supplying Current to (NO TRIP): 
3. Load Sus only 
4. Tie Sus only 
5 . Load Sus and Tie Sus 
Equation 
NA(IC + 2 ITS) 
NA(2lTS) 
lCNA 
-ITSNA = ICNA 
NA(IC - 2 ITS) 
= NA(IL - ITa) 
Circled letters indicate sensing points. See figure 1. 
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Figure 22. - Tie-Bus Overcurrent Sensing Circuit 
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Load Division Protection 
The function of the load division protection circuit is to 
determine when the unbalance current among the paralleled con-
verters is greater than 15 percent of rated current. In order 
to accomplish this the magnitude of the difference current must 
be determined. Because the converters do not always operate in 
parallel, a control function must be included to prevent the 
load-division protection circuit from operating w4en a converter 
subsystem is not operating in parallel. The first of these re-
quirements is provided by the transductor circuits T9 and T7 of 
figure 18. The second function is provided by a "switch" which 
prevents both the load-division protection and load-division con-
trol (located in the converter) from operating in an unparalleled 
converter. A description of each of these circuits follows. 
Operational description of transductor control switch. -
Since load-division control and protection circuits are required 
only when a subsystem is paralleled to the system tie bus, a 
means of controlling these circuits is required. The method 
chosen for the converter system is to disconnect one side of the 
output of the current sensor by effectively putting a "relay 
contact" in series with circulating current loop. When the "relay" 
is closed, the circuit is operative. Figure 23 shows a schematic 
of the load-division protection circuits for a two-converter 
parallel system including the "relay contacts". 
An isolated, transistor, bi-Iaterial switch was chosen as 
the transductor control switch to avoid using a mechanical relay. 
However, a conventional transistor switch could not be used be-
cause the load-division control circuit required a very low ser-
ies impedance. Therefore, the conventional circuit was modified 
to effectively provide zero impedance to the flow of signal cur-
rents in bridges BI-I and Bl-2 of figure 23. The static switch 
consists of two outputs (or contacts) KI-I and KI-2. Both opera-
tions are identical. The static switch consists of three parts: 
the control, the isolated power supply, and the contacts. The 
control consists of controlled rectifiers CR3 and CRI4, transis-
tor QIO, and bridge B3. 
The controlled rectifiers provide trip and close signals to 
QIO. The controlled rectifiers are latching or memory circuits. 
Isolation is provided by transformer T8. The ac voltage, VC ' is 
applied across the primary of T8 whenever QIO and CRl4 are on and 
CR3 is off. Now referring only the "contact" KI-2 the voltage 
of T8 is rectified by bridge B2-2 and filtered by Rl6 and C3. 
The output voltage of B2-2 turns on Ql3 through R17. This allows 
current to flow through bridge BI-2, Rl55 and the collector of Q13. 
The diodes in BI-2, are therefore forward biased, and a voltage 
drop from anode to cathode is established. The signal current 
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through "contact" Kl-2 can therefore flow backward through a pair 
of diodes as long as the signal current is less than the bias 
current. Zero voltage drop is approached since the signal current 
flows through two diodes from cathode to anode (plus to minus) 
and through the other two diodes from cathode to anode (minus to 
plus). The curve on figure 23 shows the small change in diode 
voltage with the relatively large change in diode current. The 
drop ac¥oss bridge Bl-2 is reduced from 1.7 volts for the con-
ventional switch to a maximum of 0.1 volts for the biased switch. 
Switch contact Kl-l operates in the same manner and is turned on 
or off at the same time. 
The switch is tripped by turning CR3 on. This shunts the 
close signal of CR18 to ground turning QlO off. With QlO off, 
transformer T8 is de-energized, and bridges B2-l and B2-2 have 
zero output. Transistors Q9 and Ql3 are turned off since their 
base currents are now zero. The bridge bias currents are there-
fore zero. Signals at Kl-l and Kl-2 back bias two of the diodes 
in opposite legs according to the polarity of the signal voltage. 
The signal current is thus prevented from flowing through bridges 
Bl-l and Bl-2, and the signal voltages are transferred to trans-
sistors Q9 and Q13. Since Q9 and Q13 have been turned off, no 
signal current can flow, and the switch "contacts" are open. 
Operation of load-division sensing circuit. - Figure 23 repro-
duces the portion of figure 18 that senses the unbalance current 
between paralleled subsystems. The control windings of transduc-
tor T9 carry the converter load current. Figure 23 shows that 
R99 of each paralleled subsystem is connected in parallel. There-
fore if the currents in each converter are equal, the voltages 
developed across R99 are equal and_ no circulating current flows 
(Icl = Ic2 = 0). However, if the converter currents are not 
equal, a circulating current must flow so that the voltage de-
veloped across pins 8 and 11 (ground) of each subsystem are equal. 
The following discussion will be 'limited to a two-converter paral-
lel system. Extension to an n-converter parallel system is dis-
cussed in the next part of this section. 
Potentiometers, R99, are adjusted to equal voltages for equal 
converter current. The circulating currents, Icl and I c 2, will 
be equal but of opposite sign whenever an unbalance in converter 
currents exists. For example, if subsystem I has the larger out-
put current, Ic2 will equal minus Icl. Assuming zero drop in the 
control windings of T7, the voltage from pin 11 to pin 8 is equal 
to R99 (Il-Icl) which is also equal to R99 (I2+Icl). The circu-
lating current is therefore proportional to the difference in 
converter output current. The circulating current is measured by 
transductor T7. The voltage developed across RIOO is therefore 
proportional to the current unbalance between converters. Since 
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this example is a two-converter parallel system, the vo l tages de-
veloped across R100 in each subsystem are equal. The trip point 
is determined by reference Zener diode, Z5. The load-division 
protection circuit provides an output whenever the current unbal-
ance is in the range of 10 to 20 percent of rated current. When 
Zener diode Z5 breaks down, Qll is turned on and Q12 turned off 
starting time delay TD8. If the current unbalance persists beyond 
TD8, Q59 is turned on and Q60 is turned off. A signal to pin H 
is thus provided to the TBC control circuit. 
Circuit operation for three or more subsystems. - The load-
division protection selected for this system does not provide se-
lective tripping for a two-converter parallel system. However, 
if one of the two TBC's is tripped, the system is effectively 
isolated, and selective tripping for a two-converter is not nec-
essarily required. To show how a faulted subsystem can be deter-
mined in an n-converter (n greater than 2) parallel system, the 
circuit of figure 24 is solved for the circulating current or 
faul t signal. 
CONVERTER NO. 3 CONVERTER NO. n CONVERTER NO. 1 
CURRENT SENSOR (T9) 
VI = kli 
CONVERTER NO. 2 
CURRENT SENSOR (T9) 
V2 = k 12 
CURRENT SENSOR (T9 ) CURRENT SENSOR (T9) 
V3 = kl3 Vn = k~ 
+ 
CD T7 ® T7 
NOTES: 
1. All Load Current Sensors (Transductor 1'9) are Identical 
2 . All Resistors R are Identical 
3. All ResistorsR99 are Identical 
4. Transductor T7 Senses Circulating Currents (Icn), See Figure 23 
5. Voltages VI, V2, V3,···, and Vn are proportional to Converter Output Current 
Figure 24. - Simplified Load Division Sensing Loop 
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Assuming that the curr ent sensors in each subsystem are 
identical and that all like circuit elements are identical, the 
simplified load-division sensing circuit of figure 24 can be 
solved to show the effect of a faulted converter in a parallel 
system consisting of n converters. 
The load-division sensing circuits sense the circulating 
currents designated Icn in figure 24 using transductor elements 
T7 of figure 23. The following development will determine the 
magnitude of the circulating circuit in terms of circuit con-
stants, number of parallel systems, and the difference current 
between subsystems. 
Assuming that only one converter is faulted at a time (say 
system No.1), the currents in the other subsystems are equal. 
This means that 
V2 = V3 = Vn 
Summing the circulating currents 
Icl + Ic2 + Ic3 + . . . + Icn = 0 ( 22) 
The circulating currents are 
Icl :!: II - Ipl 
Ic2 = I2 - Ip2 
Ic3 = I3 - Ip3 
Icn = In - Ipn 
The currents from the current sensors are 
II = (Vl-Vc)/R (23 ) 
I2 = (V2-V c) /R 
I3 = (V3-Vc) /R 
In = (Vn-Vc)/R (24) 
But 
V2 = V3 = Vn 
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Therefore, 
12 = 13 = In (25) 
The currents in the shunt resistors (R99) are 
(26) 
Equations (25) and (26) show that the circulating currents Ic2' 
Ic3' and Icn are equal and equation (22) becomes 
Icl + (n-l) Icn = 0 (27) 
Solving for Vc in equations (23) and (24) 
and solving for In 
(28) 
However, 
Therefore, equation (28) reduces to 
(29) 
Substituting equations (29) into equation (28) 
which becomes \ ( ) ( \ leI ~ (n~IJ V!_Vn ~ k~-I)J (II-In) 
len ~ -(~)fl;vn) ~ -~) (Ir-In) 
(30) 
(31) 
The currents Icl' Ic2' . .. , and Icn are sensed by trans-
ductor elements T7 as described above. The output voltages of 
these circuits provide the TBC trip signals through time delay 
TD8. 
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Equations (30) and (31) show that the current in the faulted 
converter (lcl) is always greater than the current in the 
unfaulted converters (lcn). This situation provides the neces-
sary criteria for selecting a faulted inverter from a parallel 
system consisting of three or more converters. When a parallel 
system consists of only two converters, the detection circuit 
will provide a fault signal to unparallel the converters, but the 
faulted converter may not be selected since lcl is equal to lcn 
for a two-converter system. Also, note that equations (30) and 
(31) above have the same form as equations (9) and (10) of the 
earlier description of "Load Division Protection." The selective 
tripping and trip sensi ti vi ty prob.lems of the inverter load-
division protection circuits are, therefore, the same for the 
converter load-division protection circuits. See the discussion 
of equations (9) and (10) for more detail. 
Using this characteristic of the load-division circuit, a 
faulted converter in a parallel system consisting of three or 
more converters may be selected in one of two ways. The simplest 
is to apply the output of transductor T7 (voltage proportional to 
current unbalance) to an inverse time delay. 
Since the faulted system always has the highest voltage, a 
properly selected inverse voltage-time characteristic will trip 
only the faulted system. The inverse time delay has the follow-
ing requirements. 
(1) The minimum time must be long enough to allow recovery 
from transients resulting from load switching, fault removal, or 
paralleling. 
(2) The slope of the voltage time curve must be selected 
to provide enough time difference between subsystems to prevent 
overlap in contactor operation and transient recovery time of the 
unfaulted subsystems. 
(3) The inverse time characteristic must be compatible with 
th€ current limiting circuits of the converter. 
(4) The time characteristic must take into consideration 
the over current protection and the overvoltage protection cir-
cuits if inverse time delays are used. 
(5) The minimum trip point (amount of unbalance allowed 
with no trip) must be compatible with the inverter load-division 
control circuit. 
Figure 25 shows a typical circuit using the inverse time de-
lay approach to selective tripping. 
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~PING CmCUIT FOR MINIMUM TRIP ~T 
NOTE: Q2 is ON until current unbalance exceeds selected trip point. 
NOT 
LOAD 
DIVISION 
PROTECTION 
Figure 25. - Load Division Fault Selectivity Circuit 
in an n-Subsystem Parallel System 
Another approach to . selective tripping is shown in figure 26. 
This circuit effectively compares the voltage developed across 
each sensing circuit to the voltage developed by the faulted sub-
system. The output of this circuit may be applied to either a 
fixed or an inverse time delay. This approach, while requiring 
slightly more complex circuits, is not affected by considerations 
(2), (3), and (5) and considerations (1) and (4) are greatly sim-
plified since the time delay is independent of the fault selec-
tivity requirements. 
The operation of the circuit centers around the voltage com-
parator WS304 of figure 26. A reference voltage is applied to 
pin 8. The reference chosen is from the cathodes of diode Dl in 
all control and protection circuits. Since the faulted system 
always has the highest voltage (n greater than 2), diode Dl in 
all other subsystems will be back biased; therefore, the voltage 
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Figure 26. - Comparator Circuit for Load-Division Fault Selectivity 
in an n-Subsystem, Parallel System (N ~ 3) 
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on the reference bus will be that of the faulted system. Pin 2 
of WS304 is connected to the anode side of Dl or the actual out-
put of each load-division sensing circuit. Pin 5 will have no 
output (Vo = 0) so long as the voltage at pin 2 is less than the 
voltage at pin 8. However, if pin 2 is equal to or greater than 
pin 8, transistor (a) turns on; this turns transistor (c) on and 
13 volts is available at pin 5. Since the reference voltage and 
the comparison voltage are equal only on the faulted subsystem, 
only the comparator in the faulted subsystem will have an output. 
The voltage drop across diode Dl ensures a slightly posi ti ve vol t·-
age difference from pin 2 to pin 8. This comparator circuit typi-
cally operates at about 0.05 volts differential. Since this 
circuit can have an output under normal operating conditions, a 
threshold detector is used to provide an output only when the 
load-division error is in the range of 10 to 20 percent. Zener 
diode Zl provides this function. The time delay is started only 
when both the threshold (V2) is reached, and the voltage compara-
tor has an output Vo or start time delay (T) when Vo • V2. This 
can be modified to 
Transistor (d) in WS304 and transistor Ql provide the NOT Vo and 
NOT V2 functions. Diodes D2 and D3 provide the OR function and 
transistor Q2 provides the third NOT function. This means that 
Q2 is off only when both Vo and V2 are present. The time delay 
may be either fixed or inverse by connecting R3 either to the 13-
volt bus or to the arm of potentiometer R2, respectively. Tran-
sistor Q3 turns on whenever the voltage across Cl exceeds the 
Zener diode voltage of Z2. The output of this circuit is zero 
when a load-division error exceeds 10 to 20 percent of rated cur-
rent on a faulted subsystem. 
RELIABILITY ANALYSIS 
The analysis presented herein defines the estimated failure 
rate of a single-converter or single-inverter control and protec-
tion circuit. This failure rate, in conjunction with the failure 
rate of other subsystem components, determines the reliability of 
a parallel electric power system. To estimate the reliability of 
the control and protection circuits, the following criteria were 
established. 
(I) Only steady-state operating conditions were considered 
for each component. 
(2) Operation only at 25°C ambient temperature was con-
sidered. 
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(3) The reliability estimate was based on using high reli-
ability components. The failure rates for most of the components 
were obtained from information available on the Apollo reliability 
program. In cases where this information was not available, MIL-
HDBK-2l7 was used. 
(4) All components were considered equal on the assumption 
that failure of a part would cause malfunction or failure of one 
or more of the automatic control and protection circuits. 
(5) Only nominal component values were used for electrical 
stress levels. Maximum variations in tolerances were not con-
sidered. 
(6) The following parameters were considered most critical 
for each component. 
Capacitors - Working Voltage 
Controlled Rectifiers - Junction Temperature 
Diodes - Peak Inverse Voltage and Junction Temperature 
Resistors - Power Dissipation 
Transistors - Junction Temperature 
Transformers, Chokes, Transductor Elements - Power Dissipa-
tion (Hot-Spot Temperature) 
Zener Diodes - Junction Temperature 
(7) The stress level of critical parameter on all compon-
ents is 50 percent of the rated value. Because all transistors 
operate in the switching mode and the power supply characteris-
tics are known, there are no critical components or parameters in 
the CIP circuits. 
(8) All adjustable resistors were replaced by two fixed re-
sistors. This increases reliability by using components with a 
lower failure rate. 
With these ground rules, and the failure rates specified in 
table VI, the composite failure rate was established. The failure 
rate and number of components are listed in table VII for the in-
verter and in table VIII for the converter. 
Since neither a detailed failure-mode analysis was required 
nor a mission defined, the actual effect of the control and pro-
tection circuits on subsystem reliability cannot be established. 
The failure rates estimated in tables VII and VIII, however, 
present a worst-case condition, i.e., any failure within the CIP 
circuits is considered to fail the entire subsystem. In the 
actual case, however, many CIP circuit failures would not cause 
a subsystem to false trip but would simply cause a loss of a 
protective function. 
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Table VI. Failure Rates 
Used in Control 
and Stress Level of Components 
and Protection Circuits 
FAILURE RATE 
COMPONEN'l' %/1000 hours BASES OF FAILURE RATE 
capacitors 
(Solid Tantalum) 
0.0005 Operating at S~ 
at 40°C ambient. 
rated working v o ltage 
Supplier. Kemet Corp. Supplier calcu-
lation baaed on 5.2 million unit houri 
at maximum rated voltage and temper-
ature. 
Controlled rectifier 0.06 Junction temperature of 60·C in 250C 
(Power) ambient temperature. One operation 
every 50 hours for maximum of 20 
milliseconda. 21<2027 Type teated to 
propol8d !iil apec with added acreen-
ing teat.. l1inuteman part failure rate 
used because part is manufactured by 
the same process used in minuteman 
parts. 
Supplier: General Electric 
Controlled rectifier 0.01 Mil part with additional screening 
(Small signal) tests. Minuteman part failure rate 
used because part is manufactured by 
the same process used in minuteman 
parts. Junction Temperature of 60·C 
in 2S·C ambient. 
Supplier: Solid State Products 
Diode 0.0001 Based on 60°C junction temperature at 
25°C ambient. 
Supplier: General Electric Part is 
manufactured from the Minuteman pro-
duction line with additional screening 
tests. 
Resistors 0.0001 Based on operating at S~ o f rated 
power at 25° C ambient. 
Transistors 0.01 Based on junction temperature of 60°C 
in 25°C ambient. 
Supplier: RCA Basically a 2N2102 type 
transistor with additional testing. 
Failure rate is from Minuteman med. 
power transistor. 
Transductor Blements, 0.050 Based on maximum hot-spot temperature 
Chokes, Transformers of 50°C at 2S·C ambient and MIL-HDBK-
217. 
Supplier: WAED, Lima, Ohio 
Zener Diode 0.005 Based on junction temperature o f 60°C 
(Small signal) in 2S~C ambient temperature. 
Mil part with added screening tests. 
Zener Diode (Power) 0.12 Based on junction temperature of 61"C 
and Power Diodes in 2SoC ambient temperature. 
Mil part with added screening tests 
Supplier: Motorola 
Resistor (Power) 0.110 Operated at S~ of 
ambient of 2S~C. 
rated power in 
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Table VII. - Calculation of MTBF for Inverter Control 
and Protection Circuits 
NUMBER OF 
COMPONENTS 
COMPONENT (n) 
Capacitor 44 
Controlled Rectifier 2 
(Power) 
Controlled Rectifier 0 
(Small Signal) 
Diode (Small Signal) 103 
Diode (Power) 0 
Resistor 169 
(Small Signal) 
Resistor (Power) 3 
Transistor 58 
(Small Signal) 
Chokes and 16 
Transformers 
Zener Diode 
(Small Signal) 
Zener Diode 
(Power) 
25 
1 
FAILURE RATE 
(A~ %/1000 hours) 
0.0005 
0.06 
0.01 
0.0001 
0.12 
0.0001 
0.110 
0.01 
0.05 
0.005 
0.12 
Total (At) 
MTBF = lOS/At = 47,081 
T.oTAL COMPONENT 
FAILURE RATE 
(n A) 
0.022 
0.12 
0.0 
0.0103 
0.0 
0.0169 
0.33 
0.58 
0.80 
0.125 
0.12 
- - - - - - .-- - - .. - - ----- ._-
Table VIII. - Calculation of MTBF for Converter Control 
and Protection Circuits 
NUMBER OF 
COMPONENTS 
COMPONENT (n) 
Capacitor 26 
Controlled Rectifier 6 
(Power) 
Controlled Rectifier 8 
(Small Signal) 
Diode (Small Signal) 100 
Diode (Power) 1 
Resistors 139 
(Small Signal) 
Resistors (Power) 1 
Transistors 47 
(Small Signal) 
Transductor L4 
Elements or 
Transformers 
Zener Diode 
(Small Signal) 
Zener Diode 
(Power) 
18 
1 
.FAILURE RATE 
(A, %/1000 hours) 
0.0005 
0.06 
0.01 
0.0001 
0.12 
0.0001 
0.110 
0.01 
0.05 
0.005 
0.12 
Total (At) 
MTBF = lOS/At = 47,900 
TOTAL COMPONENT 
FAILURE RATE 
(n A) 
0.013 
0.36 
0.08 
0.01 
0.12 
0.0139 
0.110 
0.47 
0.7 
0.09 
0.12 
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A complete analysis would separate those failures resulting 
in a false trip of a portion of a subsystem from those failures 
resulting in loss of a protective function. The reliability of 
the e/P circuits would therefore be: 
Af = failure rate of components that result in a false trip 
of the e/P circuit 
Aln = failure rate of components that result in loss of 
given protective function 
t = mission time 
Pfn = probability of a given fault occurring 
n = nth protective function 
Rf = EXP[-Aft ] 
Rln = 1 -(1 - EXP[-Alnt]).Pfn 
The e/P circuit reliability is then 
If the probability of a fault is considered to be 100 per cent, 
then the circuit reliability is simply 
For a subsystem consisting only of the inverter or converter 
and the associated control and protection circuits the subsystem 
reliability is simply the product of the reliabilities of the e/P 
circuits and the inverter or converter. A reliability model would 
have to be generated for more complex subsystems. 
Obviously, if no failures within a subsystem can be toler-
ated, the addition of e/P circuits would only decrease the chance 
of success. However, if more system capacity is provided than is 
required, portions of the parallel system may be lost and still 
meet mission requirements. This, in effect, increases system re-
liability through parallel redundancy. Further, if mission suc-
cess, in terms of available electric power, can be met by mUltiple 
levels of required power, the e/P circuits will add materially to 
the attainment of a successful mission by removing faulty portions 
of the power system. 
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SYSTEM TESTS 
To demonstrate the operation of the automatic control and 
protection circuits, tests were run on a two-inverter parallel 
system and a two-converter parallel system. These system tests 
were divided into three parts: manual, isolated, and parallel. 
Sample oscillograms are provided for each test condition 
to illustrate system operation. These traces also show tran-
sient response and sequencing of the protective functions to 
isolate the fault. 
Results and Analysis of Parallel Inverter System Tests 
Manual system operation. - The tests during manual system op-
eration showed that each inverter can be operated manually, ex-
clusive of all automatic control and protection. Further, these 
tests demonstrated that the basic performance of a parallel in-
verter system is unaffected by the addition of the automatic con-
trol and protection circuit. 
Before the test was initiated, all the contactors in the system 
were tripped and the dc power supplied to the system was adjusted 
to 28 volts. Both manual override switches were placed in the 
MANual position. Subsystem No. 1 was tested first followed by 
subsystem No.2. 
A futile attempt to start the inverter automatically by clos-
ing the inverter control switch demonstrated that automatic start-
up is locked out when the manual override switch is in the MANual 
position. The inverter control switch was placed back in the TRIP 
position and the ICC manual switch was momentarily closed to start 
the system manually. The system started and built up to an out-
put voltage of 115 volts, ac, rms per phase after approximately 5 
seconds. 
The load bus contactor was closed manually by momentarily 
placing the LBC manual switch in the CLOSE position. This con-
nected the load to the inverter. The load was then adjusted to 
rated value (2.18 amperes per phase). The output voltage remained 
at 115 volts demonstrating that the inverter voltage-regulating 
circuit was operating properly. Then the inverter was manually 
connected to the system tie bus by momentarily placing the TBC 
manual switch in the CLOSE position. Several faults were placed 
on this subsystem to demonstrate that fault protection is not 
provided when the inverter is manually operated. The inverter 
output was increased to about 125 volts and then decreased to 
about 95 volts with no resulting trips. The line connecting the 
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inverter 3200-Hz terminals was then shorted to ground, thus elimi-
nating the 3200-Hz tuning fork reference signal from the input to 
the inverter unijunction oscillator. This made the inverter free-
running at its unijunction oscillator natural frequency, which at 
this time was 360 Hz. Since no trip occurred when the 3200-Hz 
line was shorted, this test showed that the abnormal frequency 
protection circuit was locked out as desired. The short was then 
removed from the 3200-Hz line. 
A short was next placed from phase A of the inverter and 
output to ground and then removed. This simulated a differential 
current fault and did not cause a -trip. A short at the load was 
placed across phase A to ground simulating a load bus fault. This 
also caused no trip. The short was removed. 
The second inverter was started and connected to its load in 
the manner described above. Figure 27 shows the phase relation-
ship of phase A of each inverter before and after locking the in-
verter clocks into phase. The inverter, having been locked into 
phase, the TBC of subsystem No. 2 was closed. Table IX shows the 
data for isolated and parallel system operation. Columns 5 and 6 
of table IX show that the inverters were properly sharing load. 
The tie bus was shorted from phase A to ground. No trips 
occurred, showing that the overcurrent protection circuits are 
not operative during manual operation. The tie bus short was re-
moved. 
Continuity on the tie bus was then broken by opening the tie-
bus switch. This separated the two subsystems while their tie-
bus contactors remained closed. The load was removed from in-
verter No. 2 by opening its manual load removal switch. This 
simulated a severe load unbalance condition. No trip occurred 
showing that the load-division protection circuits are inopera-
tive during manual operation. The tie-bus switch was then closed 
and the load placed back on inverter No.2. 
These tests demonstrate conclusively that manual operation 
of the inverter system is not affected by the control and pro-
tection circuits. 
Automatic, isolated system tests. - The purpose of this series 
of tests was to show the automatic operation of a single subsystem 
under normal and abnormal operating conditions. The "Inverter 
Control and Protection" section of this report describes how the 
system should operate. 
Automatic system startup and effect of manual control: This 
test demonstrates that the manual switches exercise no control 
over the system when the manual override switch is in the AUTO-
matic position. 
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Phase A of Inverter No.1 . 
Phase A of Inverter No. 2 
Shows Phase Relationship of Inverters before Inverter 
Clocks were Locked into Phase (Before closing S7) 
Upper Trace: 
Phase A of Inverter No. 1 
Lower Trace: 
Phase A of Inverter No. 2 
Shows Phase Relationship of Inverters after Inverter 
Clocks were Locked in Phase (After closing S7) 
Figure 27. - Manual Paralleling of Inverters 
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Table IX. - Test Results of Parallel Inverter 
System During Manual Operation 
Condition A B 
System No. (1) (2) (1) (2) (1) Isolated Isolated Isolated Isolated Paralleled 
Line-to-Neutral 
Voltage (volts) 
Phase A 115.4 114.9 116.5 115.0 114.2 
Phase B 114.8 113.5 115.8 114.3 114.0 
Phase C 115.2 113.0 116.3 115.5 115.5 
Line Current (amps) 
Phase A 0 0 2 2 1. 78 
Phase B 0 0 2 2 1. 75 
phase C 0 0 2 2 1.72 
Power (watts) 
phase A 0 0 231 227 202 
Phase B 0 0 233 229 204 
phase C 0 0 235 230 19B 
Frequency (Hz) 400 400 400 400 400 
Input Voltage (volts) 28.9 28.8 28 28 27.0 
Input Current (amps) 3.8 3.5 35.8 34.7 41.1 
Test Record K1966949 K1966949 K1966949 K1966949 K1966956 
C 
(2) 
Paralleled 
114.2 
114.0 
115.0 
1. 93 
1. 95 
2.01 
220 
226 
230 
400 
27.5 
36.8 
K1966956 
First, all contactors were placed in the TRIP position and 
both manual override switches were placed in the AUTO position. 
An attempt was made to start each subsystem and to close its 
contactors by operating .the ICC, LBC, and TBC manual control 
switches. The contactors would not operate. 
Each inverter was started by placing its inverter control 
switch (ICS) in the CLOSE position. The inverter reached a power 
ready condition and the load-bus and tie-bus contactors closed 
automatically. Each manual control switch was placed in the TRIP 
position, but the contactors still would not operate. The in-
verter was shut down by placing the ICS in the TRIP position .. 
All contactors were immediately tripped. 
These tests show that all manual controls are inoperative 
when the manual override switch is in the AUTOmatic position 
whether the inverters are operating or not. 
Automatic systems startup, no-power-ready condition: This 
test demonstrates that an inverter will not automatically complete 
the startup sequence should one of the power-ready conditions not 
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be met. The power-ready conditions are that the phase voltage 
and frequency must be within the range listed in table X. 
Table X. - Measured Trip Points of Inverter 
Automatic Protection Circuits 
cwo ,.. •• 
RANGE MEASURED 
Lower Upper c/p 
CIRCUIT Limit Limit #1 
Overvoltage (OV) , volts 120 126 121. 3 
Undervoltage (UV) , volts 102 108 104.1 
Overfrequency (OF) , Hz 404 410 408 
Under frequency (UF) , Hz 390 396 393 
Differential Current (DP) , amps 0.87 1.3 1.02 
Load-Bus Overcurrent (LOAD OCP) , amps 2.51 2.73 2.65 
Inverter Overcurrent (INV OCP) , amps 2.51 2.73 2.7 
Load Division Protection (LDP) , amps 0.22 0.44 0.4 
Time Delays (Seconds) 
TDl 10.8 13.2 13.1 
TD2 0.99 1. 21 1.2 
TD3 0.47 0 . 58 0.52 
TD4 0.34 0 .41 0.38 
TD5 0.20 0.25 0.24 
TD6 0.61 0.74 --
TD7 1. 26 1. 54 1.5 
CI"P 
#2 
120.1 
105.3 
407 
393 
1.05 
2.7 
2.7 
0.4 
10.8 
1.16 
0.54 
0.39 
0.24 
--
1.3 
Under an automatic startup condition, the inverter is started 
by closing the inverter control contactor (ICC). The inverter 
output remains at zero for about five seconds. At the end of this 
time delay, the output voltage will rise to a given value. If the 
power quality is proper, the LBC will close, stopping the no-
power-ready time delay and ultimately closing the TBC. However, 
if the power quality is outside the limits given above, the LBC 
should not close, the ICC should trip, and the TBC should close 
after the no-power-ready time delay times out. 
Table X lists the trip points for the four power quality 
fault sensors of subsystems 1 and 2. An undervoltage fault illus-
trates a typical no-power-ready condition for subsystem 1 and is 
shown in figure 28. The upper traces of figure 28 show the con-
dition of the contactors. Note that the ICC and LBC have a common 
trip line. Closure of the ICC is indicated by a trace above the 
trip line (end of arrow) and closure of the LBC is indicated by a 
trace below the trip line (end of arrow). The trip line for the 
TBC is shown and closure of the TBC is indicated by a trace below 
the trip line (end of arrow). The next trace shows phase C of 
the inverter voltage. 
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With an Undervoltage Condition 
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At the left edge of the traces, the ICC is shown closed and 
the LBC and TBC are shown tripped. The closure of the ICC is not 
shown because of the length of the trace. After 5.37 seconds the 
voltage builds up, but the LBC does not close because the terminal 
voltage is only 103 volts rather than the required 115 volts. 
The result of this condition is that the inverter continues to 
operate, isolated from all loads, until the no-power-ready time 
delay times out. This is indicated by tripping the ICC at the 
end of 13.09 seconds. Note that the terminal voltage is zero, 
the ICC and LBC are both tripped, and the TBC is closed at this 
point. This is the proper state of the subsystem containing an 
inverter which does not provide the proper quality of power. 
The above tests show that the no-power-ready portion of the 
C/P circuits operated properly. 
Power quality fault during single subsystem operation: This 
test demonstrates that the abnormal-voltage and abnormal-frequency 
protection circuits provide protection for inverter faults occur-
ring during isolated subsyt~m operation. The OV, UV, OF, and UF 
sensing circuits provide signals to a 1.2-second time delay (TD2), 
which trips the ICC and LBC contactors and provides a close signal 
to the TBC. TD2 is also called the power-ready time delay. The 
sensors for abnormal voltage and abnormal frequency are the same 
as for a no-power-ready condition. The operating point of each 
sensor is listed in table X. As a means of illustrating the opera-
tion of subsystem, the consequence of an overvoltage fault on 
subsystem 2 is shown in figure 29. 
The traces in figure 29 are the same as described in "Auto-
matic systems startup, no-power-ready condition" above except the 
waveforms are for subsystem 2 rather than subsystem 1. At the 
left of the traces the subsystem is operating normally and all 
three contactors are closed. An overvoltage fault is applied as 
is indicated by the rise in voltage on phase C. After 1.2 seconds, 
both the ICC and LBC trip isolating the load bus from the invert-
er. The TBC remains closed so that the load bus may be supplied 
power from other inverters should one be connected to the system. 
The subsystems operate in an equivalent manner for the other power 
quality faults. 
The above tests show that a power quality fault on a single 
subsystem properly isolates the faulted inverter and allows the 
load bus to be fed from other inverters through the tie-bus con-
tactor. 
Differential current protection for single subsystem (Zone 1): 
This test demonstrates the protection for a Zone 1 (see figure 1) 
fault. The differential current protection circuit operates 
immediately to trip the ICC and the LBC. There are eleven possible 
107 
---~ --- ~--
~I 
I 
...... 
o 
CO 
:-
~ 
VI 
I ~M' \ .. \ 
-
, 
-~ 
1 
T 
SCc11,_ 1 In . 
~ 
,I 
~. 
Figure 29. - Power-Quality Fault During Isolated Operation on Inverter No.2 
L 
overcurrent faults for a three-phase, grounded neutral system. 
Figure 30 shows an oscillogram of a phase C-to-ground fault. 
Table X lists the calibration of the DP sensing circuits. 
Figure 30 shows the result of a phase C-to-ground fault in 
Zone 1 of subsystem 1. The traces marked LBC, ICC, and TBC show 
the state of the contactors. The LBC and TBC are closed when 
a trace appears above the trip line and the ICC is closed when a 
trace appears below the trip line. These conditions are indica-
ted by the arrow on each trace. The trace marked phase C is the 
current in phase C of the inverter. The DP fault is applied at 
a no-load condition and is indicated by the sudden rise in cur-
rent. The fault, in this case, lasts for 0.007 seconds before 
the ICC and LBC trip. 
This test shows that the differential current protection 
circuits provide the required operation for faults on a single 
subsystem. 
Automatic, parallel system operation. - The purpose of this 
series of tests was to show the automatic operation of a parallel 
inverter system under normal and abnormal operating conditions. 
The "Inverter Control and Protection" section of this report de-
scribes how the system should operate. 
Automatic paralleling: As discussed in earlier sections, 
the purpose of the automatic paralleling (AP) circuit is to provide 
a means for bringing an inverter into phase with the parallel sys-
tem without introducing frequency transients into the parallel 
system. 
To achieve the objective of forcing an on-corning inverter 
into phase with a parallel system required the derivation of a 
blanking signal suitable for forcing an inverter into phase and 
then reverting back to the original blanking signal (BS) after 
paralleling had been completed. 
The following oscillograms show the various signals which 
were derived theoretically in the "Inverter Control and Protection 
Circuit Design" section and are shown in figure 15. Additional 
oscillograrns show the operation of the auto-synchronizer from the 
startup of the initial system through the paralleling of a second 
system. 
The derived waveforms of a and 8 which were presented in 
figure 15 were obtained experimentally and are shown in figure 31. 
Trace 1 of each picture is the output of the 3200-Hz reference 
oscillator. This is test point (TP) 5 of figure 14. Trace 2 of 
each picture is the state of transistor 18 and is TP 2 of figure 
14. Trace 4 of each picture is the blanking signal generated by 
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R, (lOV/Div . ) 
Q1Sl\ , (TP 2) 50V/Div . ) 
I' , (TP 13) (2V/Div . ) 
BS , ( TP X) ( lOV/Div .) 
R, (10V/ Div .) 
Q1 Sl\ , CA) (TP 2) ( 5 0V/Div . ) 
a , (TP 12) (2V/Div .) 
BS, (TP X) (10V/Div . ) 
(TP refers to test points shown in Fiqure 14) 
Figure 31. - Derivation of a and S for Auto-Sync Control 
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the inverter and is designated TP 3 or TP 10 depending on the 
point in startup cycle. Trac~ 3 of the upper picture is S 
(TP 6) which is generated by A and R. Note that a one is gener-
ated only when both Q18A and R are one. Comparing trace 3 and 
4 of the upper picture shows that adding S to the blanking 
signal through an OR gate will extend the leading edge of the 
blanking signal. Trace 3 of the lower picture is a (TP 12) 
which is generated ey A and RO. Note that a is generated only 
when both Q18A and R are zero. Comparing traces 3 and 4 of the 
lower pictures shows that a will extend the trailing edge of 
the blanking signal when these two signals are added through an 
OR gate. Close inspection of trace 3 shows that a narrow pulse 
is generated at the point where Q2A changes state. This was 
predicted in the theoretical derivation of a. This narrow 
pulse would normally interfere with the switching of Q18A and is 
the reason for eliminating the SUSS after the inverter has been 
paralleled. The SUSS is effectively an open-loop design and, 
therefore, this narrow pulse is eliminated by the normal delay 
of Q24 of figure 6 turning off. The following oscillograms will 
confirm this. 
The next two sets of oscillograms describe the operation of 
the inverters under two modes of startup. The first mode, shown 
in ~igure 32, describes the operation of the synchronizer for the 
first inverter being connected to a parallel system. Under this 
condition, the two sync busses must have the proper signals 
applied to them because the only signal of value at this time 
is the internal blanking signal of the inverter. Referring 
to figure 14, the signals of the OR, in the synchronizer, must be 
zero to ensure proper inverter startup because an external one 
signal will stop the inverter. In order to ensure zeros to the 
OR gate, the sync bus must have a zero signal while the SUSS bus 
must have a one signal. Traces 1 and 2 of the upper picture of 
figure 32 confirm that the two busses have the proper signals. 
Trace 3 of this picture shows that the SUSS gating transistor 
inverts the one of the SUSS bus such that the required zero is 
applied to the OR gate. 
The lower picture of figure 32 s~ows the state of the syn-
chronizer after inverter No. 1 has been paralleled to the tie bus 
(TBC closed). Each trace of the lower picture is taken from the 
same test points (figure 14) employed in the upper picture. In 
the lower picture, the first trace shows a sync signal on the sync 
bus in phase with the blanking signal (BS). The second trace 
shows a signal on the SUSS bus. The third trace shows that the 
SUSS is not being injected into the blanking signal. The lower 
picture, therefore, shows that the logic circuits work properly 
for the startup of the initial inverter in a parallel system. 
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Sync Bus, (TP 10) (lOV/Div.) 
SUSS, (TP 14) (20V/Div.) 
SUSS , (LBC-CL), (TP Y) (20V/Div.) 
BS No . 1 , (TP X) (lOV/Div.) 
Startup of Subsystem No. 1 -- Initial Inverter 
-0 
-0 
-0 
Sync BUs, (TP 10) (lOV/Div.) 
SUSS, (TP 14) (20V/Div.) 
SUSS · (LBC-CL), (TP Y) (20V/Div.) 
BS No . 1 , (TP X) (lOV/Div.) 
Startup of Inverter No . 1 Complete 
(TP refers to test points shown in Figure 14) 
Figure 32. - Startup of First Subsystem in Parallel System 
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Figure 33 shows the operation of the synchronizer for an in-
verter being paralleled to an operating system. In this case, 
inverter No. 2 is being paralleled to inverter No.1. The four 
traces in each picture are taken from the same test points noted 
in figure 39 except the last two traces are located in inverter 
No. 2 rather than inverter No.1. 
The upper picture of figure 33 shows the operation of the 
synchronizer as inverter number 2 is started. Note that signals 
are available at each test point. If the fourth trace of this 
picture is compared with the similar trace of figure 39, one sees 
that the blanking signal of the oncoming inverter is increased in 
length, i.e., the desired signal for inverter startup is present 
to ensure that the oncoming inverter (No.2) is in phase with 
the parallel system (inverter 1). The blanking signal is devel-
oped by the combination of the sync-bus signal (trace 1) and SUSS 
gated through the NOR gate (trace 3). Note that the SUSS and 
sync signal are generated by the paralleled inverters since the 
logic that generates these signals within the inverter starting 
up (No.2) is inhibited by control signals from the LBC and the 
TBC. The blanking signal of the inverter starting up is there-
fore forced into phase with the parallel system. 
The waveforms of the synchronizer after inverter No. 2 is 
paralleled to the system are shown in the lower picture of figure 
33. All traces of this picture ' are taken from the same test 
points as those of the upper picture. Trace 3 of the lower pic-
ture shows that the SUSS is no longer gated to the blanking sig-
nal of inverter No.2 because the control signal, LBC-CL, has 
been removed. The blanking signal, trace 4, is therefore returned 
to its normal state and is g~ted to the sync bus. At this point, 
inverter No. 2 has as much influence over the phase of the paral-
lel system as does inverter No.1. 
Figure 34 shows the operation of the subsystem contactors and 
terminal voltage as one subsystem is paralleled to another. 
Figure 34 shows the operation of paralleling subsystem 2 to 
subsystem 1. The upper traces show that all the contactors of 
subsystem 1 are closed and that the terminal voltage is at rated 
conditions. Subsystem 2 is started by closing ICC No. 2 (not 
shown); after 4.9 seconds inverter No.2 builds up to normal volt-
age, and shortly thereafter LBC No. 2 is closed. Inverter No. 2 
is now connected to its load bus and TD7 of the C/P circuits is 
initialized. After 1.33 seconds the TBC is closed and the two 
subsystems are paralleled. Each subsystem load bus is loaded at 
one amp unity power factor for this test. 
Table XI shows the steady-state loading conditions for three 
loading conditions. Note that the current is shared between the 
inverters within the 10 percent of rated current conditions (0.21 
amperes). 
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Sync Bus, (TP 10) (lOV/Div.) 
SUSS, (TP 14) (20V/Div.) 
SUSS· (LBC-CL), (TP Y) (20V/Div.) 
BS No . 2, (TP X) (lOV/Div.) 
Startup of Subsystem No . 2 
Sync Bus, (TP 10) (10V/Div.) 
SUSS, (TP 14) (20V/Div .) 
SUSS · (LBC-CL), (TP Y) (20V/Div.) 
BS No.2, (TP X) (lOV /Di v. ) 
Startup of Inverter No . 2 Complete 
(TP refers to test points shown in Figure 14) 
Figure 33. - Startup of Succeeding Subsystems 
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Figure 34. - Automatic Paralleling Inverter No. 2 to Inverter No. 1 
Table XI. - Inverter Load Division During 
Automatic System Operation 
Condition A B 
Inv. Inv. Inv. Inv. 
#1 #2 #1 #2 
Output Voltage (volts) 
Phase A 114.6 114.7 -- --
Phase B 114.6 114.3 -- --
Phase C 115 .. 0 115.7 -- --
output Current (amps) 
Phase A 1. 92 2.0 1. 55 1. 53 
Phase B 1.85 2.0 1.54 1.45 
Phase C 1. 84 2.03 1. 56 1.48 
Output Power (watts) 
Phase A 220 228 135 133 
Phase B 214 232 137 133 
Phase C 210 232 141 127 
Approximate Power Factor 1 1 0.77 0.76 
Input Voltage (volts) 27.5 27.5 -- --
Input Current (amps) 37.9 35.7 -- --
clp Current (amps) 0.27 0.25 -- --
C 
Inv. Inv. 
#1 #2 
116 115.3 
114.8 114.3 
117.2 116.2 
1. 95 2.0 
1. 95 1. 93 
1. 98 1. 92 
168 166 
172 174 
174 163 
0.75 0.71 
27.6 27.6 
26.7 27.7 
0.27 0.25 
Load-division protection test: These tests demonstrate that 
the load-division protection circuit trips the TBe if the current 
unbalance between inverters .exceeds 0.4 amperes (20 percent of 
rated current). The first test was to determine the trip ' point 
of the load-division protection circuit. Table X lists the trip 
point. The trip point was estaplished by forcing each subsystem 
to operate isolated but maintaining operation of the load-division 
control and protection circuits. The load on one system was var-
ied such that there was a difference in inverter output current. 
The test was run at both unity and 0.75 lagging power factor. The 
protection circuit operated independent of load power factor. 
A load-division fault test was also run with the inverters 
paralleled. The fault was applied by shorting the terminals of 
the load-division current transformers. The load-division circuits 
were thus prevented from forcing the inverters to share load; 
i.e., the inverters divided load according to their natural 
voltage-current characteristic. Figure 35 shows the result of 
this fault. Figure 35 shows the TBe in inverter subsystem 2 
tripping. Since only two subsystems are present, one trip effec-
tively makes the load-division control and the load-division 
protection circuits of both subsystems inoperative. To show that 
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both LDP circuits operate, the LDP circuit in subsystem 2 was 
disabled so that the LDP in subsystem 1 could operate. 
The load-division protection circuit sensed the fault con-
dition and tripped the TBC as required. Selective tripping of 
the TBC in a two-inverter parallel system is not necessarily re-
quired (and is not provided in these circuits) since opening 
either TBC effectively isolates the subsystems and prevents the 
load-division protection and load-division control circuits from 
operating. The section on "Inverter Control and Protection Cir-
cuit Design" describes how selective tripping can be accomplished 
when three or more inverters are paralleled. 
Load-bus overcurrent protection (Zone 2): This test demon-
strates that the control and protection sensing and logic circuits 
can locate and isolate an overcurrent fault. Table X shows the 
measured trip points of the inverter and load-bus over-current 
sensing circuits. A load-bus overcurrent fault causes both over-
current sensing circuits in a faulted subsystem to have an 
output. Thus, time delays TD3, TD4, and TD5 are initiated. 
Figure 36 shows that the protection circuits provided the proper 
signals to locate and isolate a faulted load bus. The lengths of 
TD3 and TD5 are shown by the trip indications of the LBC and the 
TBC, respectively. Note that TD4 on the unfaulted system did not 
cause its TBC to trip. 
Figure 36 shows the result of a fault on load bus No.1. 
The traces of the upper half of the oscillograms show the opera-
tion of subsystem 2 while those of the lower half show the opera-
tion of subsystem 1. The application of the fault is noted by 
the sudden rise in phase current. The parallel system supplies 
current to the fault for 0.235 second at which time TBC No. 1 
trips. Since this action isolates the fault from subsystem 2, 
the current in subsystem 2 returns to normal limits. However, 
the action of tripping TBC No. I does not remove the fault from 
inverter No. 2 as is indicated by the continued overcurrent. 
Since the fault is not removed, TD5 in the C/P circuits of sub-
system 1 continues to time out and after 0.517 second, LBC No.1 
trips removing inverter No. 1 from load bus No.1. The faulted 
load bus is now isolated from the parallel system and its associ-
ated inverter. 
This shows that the C/P circuits provide proper operation 
to isolate a faulted load bus in a parallel system. 
Tie-bus overcurrent protection (Zone 3): This test demon-
strates that a fault on the tie bus isolates all subsystems from 
the tie bus but does not shut down a subsystem. Since all sub-
system load busses are unfaulted, only the inverter overcurrent 
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Figure 36. - Parallel Inverter System, No. 1 Load-Bus Fault, Phase C to Ground 
protection circuit has an output. TD3 and TD4 in each C/P cir-
cuit are, therefore, the only time delays initiated. Figure 
37 shows the results of a three-phase fault on the tie bus. The 
length of TD4 is noted by the trip indication of the TBC. Time 
delay TD3 did not time out because the opening of the TBC removed 
the inverter over current condition. 
This oscillogram shows that the control and protection cir-
cuits provided the proper system operation. 
Differential current protection (Zone 1): Zone 1 includes 
the distribution system from the neutral of the inverter to the 
load-bus contactor. The control and protection must sense when 
the fault current in Zone 1 is greater than 1.3 amperes and shut 
down the associated inverter. Figure 38 is an oscillogram of 
system operation during this fault. Table X shows the trip point 
for each differential current protection circuit. Figure 38 shows 
the results of a three-phase fault applied to Zone 1 of subsystem 
2. The fault application is indicated by the sudden rise in 
phase current. After 0.009 second, subsystem 2 is de-energized 
by tripping ICC No. 2 and LBC No.2. The parallel system then 
assumes the load of load-bus No. 2 as indicated by the increase 
in current of phase C of subsystem 1. 
The control and protection circuits provided the proper sys-
tem operation under all combinations of faults within the dif-
ferential current protetion loop (Zone 1). 
Frequency reference failure: This protection is primarily 
for the reference oscillator because all inverters are operated 
from a single reference source. Therefore, a single failure "will 
affect the operation of the whole system. The approach to this 
circuit was to sense a fault and transfer to a new reference 
source as quickly as possible without affecting parallel system 
operation. The tuning fork is assumed to fail in either of two 
modes: direct voltage or a frequency below 1800 Hz. The method 
of fault detection is described in the "Inverter Control and 
Protection Circuit Design" section. Simulated faults were 
applied to the tuning fork output. The reaction time of the 
protection and transfer circuit is shown in figure 39. Note that 
the failure time is less that 1/3200 seconds. A fault of this 
nature causes a voltage phase shift of from 0 to 45 electrical 
degrees depending on the slip position of the two tuning forks at 
the time of transfer. 
The circuit provides the necessary protection for failures 
of the reference frequency oscillators. However, the C/P cir-
cuits do not provide for selective protection for failures occur-
ing within the inverter countdown circuits or the power circuits. 
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These types of failure protection were beyond the scope of this 
program. Failures of this type would result in either frequency 
variations or voltage changes. The load-division protection, 
off-frequency, or abnormal-voltage protection circuits would trip 
the subsystem. Upon manual reset, the unfailed inverters would 
normally start up and automatically parallel while the faulted 
inverter would not complete startup because of a power quality 
fault. 
Results and Analysis of Parallel Converter System Tests 
Manual system operation. - The tests during manual system 
operation showed that the converter can be operated manually, ex-
clusive of all automatic control and protection. Further, these 
tests demonstrated that the basic performance of a parallel con-
ver~er system is unaffected by the addition of the automatic 
control and protection circuit. 
The manual mode of operation was selected by placing the 
manual override switch in the MANual position~ A startup opera-
tion was then attempted by placing the Converter Control Switch 
in the CLOSE position. The CCC did not close, the converter did 
not start, and no dc power was provided to energize the automatic 
protection and paralleling circuits. 
The CCC Manual Control Switch was placed in the CLOSE posi-
tion. The CCC closed and the converter was energized. However, 
neither the LBC nor the TBC operated to connect the converter to 
the subsystem load bus or to the system tie bus. 
The subsystem LBC was then closed (connecting the converter 
to the subsystem load bus) by placing the LBC manual control 
switch in the CLOSE position. The Converter Control Switch was 
placed in the TRIP position, attempting to trip the CCC and the 
LBC. Neither action occurred. 
The subsystem was then connected to the system tie bus by 
placing the TBC manual control switch "in the CLOSE position, 
closing the TBC. The Converter Control Switch was placed in 
the TRIP position attempting to trip the CCC, LBC, and TBC. None 
of the contactors operated. 
During system operation, the converter output voltage was 
adjusted to 120 volts, an undervoltage condition, and then in-
creased to 170 volts, an overvoltage condition. The automatic 
abnormal voltage protection did not operate, and the abnormal 
voltage condition remained until it was again adjusted to 153 
volts. 
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Direct faults to ground were applied within Zone 1 at the 
converter output, within Zone 2 at the subsystem load bus, and 
within Zone 3 at the system tie bus. The load-bus or tie-bus 
fault protection circuits did not operate. 
With one subsystem operating, the second subsystem was 
started and connected to the subsystem load bus and the system 
tie bus manually paralleling the two subsystems. The second sub-
system was disconnected from the system tie bus by placing the 
TBC manual control switch in the TRIP position and its voltage 
adjusted to 120 volts. A 2.5-arnpere load was applled to each 
subsystem's load bus. The No. 2 s~system was then connected to 
the system tie bus by placing the TBCmanual control switch in 
the CLOSE position. No operation of either the automatic paral-
leling circuit to prevent connection of the No. 2 subsystem to 
the tie bus or of the automatic load division protection circuit 
to trip the system tie-bus contactor occurred. Subsystem No. 1 
supplied the total load of 5.0 amperes. 
The manual load-division control switch (S7 in figure 16) 
was then closed. The converters immediately shared load current 
within the allowable 10 percent variation. 
The subsystems were disconnected from the system tie bus by 
placing their respective TBC manual control switches in the TRIP 
position. Then each converter was isolated from its load bus by 
placing the subsystems LBC Manual Control Switch in the TRIP po-
sition. Each subsystems converter was then de-energized by plac-
ing the subsystems CCC manual control switches in the TRIP posi-
tion. 
The manual system operation test demonstrated that the auto-
matic protection and paralleling circuits are not operative dur-
ing manual system operati on and that system operation is not af-
fected by the control and protect'ion circuits. 
Automatic single subsystem tests. - The purpose of this series 
of tests was to show the automatic operation of a single subsystem 
under normal and abnormal operating conditions. The "Converter 
Control and Protection" section of this report describes how the 
system should operate. 
Automatic system startup and effect of manual control: This 
test demonstrated that the manual switches exercise no control 
over the system when the manual override switch is in the AUTO-
matic position. 
First, all contactors were placed in the TRIP position and 
both manual override switches were placed in the AUTOmatic posi-
,tion. An attempt was made to start each subsystem and to close 
its contactors by operating the CCC, LBC, and TBC manual control 
switches. The contactors would not operate. 
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Each converter was started by placing its Converter Control 
Switch (CCS) in the CLOSE position. The converter reached a 
power-ready condition, and the load-bus and tie-bus contactors 
closed automatically. Each manual control switch was placed in 
the TRIP position, but the contactors still would not operate. 
The converter was shut down by placing the CCS in the TRIP posi-
tion. All contactors were immediately tripped. 
These tests showed that all manual controls are inoperative 
when the manual override switch is in the AUTOmatic position, 
whether the converters are operating or not. 
Automatic system startup, no-power-ready condition: This 
test demonstrated that a converter will not automatically complete 
the startup sequence should one of the power-ready conditions not 
be met. The power-ready condition is that the terminal voltage 
of the converter must be within the ranges listed in table XII. 
Table XII. - Measured Trip Points of ,Converter 
Automatic Protection Circuits 
RANGE MEASURED 
Lower Upper C/P e/P 
CIRCUIT Limit Limit #l #2 
Overvoltage (OV) , volts 157 163 163 162 
Undervoltage (UV) , volts 138 142 144 142 
Differential Current (DP) , amps 0.20 0.75 Fig. 42 Fig. 42 
Tie-Bus Overcurrent (TBOC) , amps 5.4 5.9 5.85 5.9 
Converter Overcurrent (COCP) , amps 5.4 5.9 5.8 5.8 
Load Division Protection (LDP) , amps 0.49 1.0 Fig. 41 Fig. 41 
Time Delays (Seconds) 
TDI 6.3 7.7 8.6 8.1 
TD2 0.16 0.24 0.17 0.19 
TD3 0.99 1. 21 1.15 1.10 
TD4 0.20 0.30 0.23 0.26 
TD5 0.20 0.30 0.22 0.20 
TD4 + TD5 0.40 0.60 0.45 0.46 
TD6 0.10 0.15 0.11 0.11 
TD7 0.16 0.24 0.41 0.30 
TD8 0.60 0.90 0.81 0.81 
Under an automatic startup condition, the converter is 
started by closing the converter control contactor eCCC). The 
converter output remains zero for about five seconds. At the end 
of this time delay, the output voltage will rise to a given val-
ue. If the power quality is within the limits specified in table 
XII, the LBC will close, stopping the no-power-ready time delay. 
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Ultimately, if conditions are proper, the TBC will close. If, 
however, the power quality is outside the limits of table XII, 
the LBC should not close, the CCC should trip, and the TBC 
should close after the no-power-ready time delay times out. 
Figure 40 shows the operation of subsystem 1 under a no-
power-ready condition. The upper traces of the oscillogram show 
the state of the contactors and the terminal voltage and current 
of subsystem 1. The load-bus and tie-bus contactors are closed 
when a trace appears below the trip line of the oscillogram. The 
end of the arrow indicates where the trace should appear. The 
CCC is closed when a trace appears above the trip line as indi-
cated by the arrow. 
The terminal voltage and current traces on the oscillogram 
have a common zero. positive current is indicated by' a trace 
above the zero line; whereas, positive voltage is indicated by a 
trace below the zero line. For this fault, then, the CCC is 
closed (not shown) and after 5.13 seconds, the converter builds 
up. After the initial startup transient the terminal voltage is 
131 volts, which is below the required 153 volts and within the 
limits of the UV sensor. The LBC does not close and after a 
total of 8.6 seconds, the no-power-ready time delay trips the CCC 
and closes the TBC connecting load bus No. 1 to the system tie 
bus. 
Comparison of the measured length of the no-power-ready time 
delays with the limits established in table XII shows that the 
time delay is longer than desired. The cause of this was that 
the R42, figure 16, in the shunt regulator was too large causing 
the regulated voltage to droop below 15 volts. The lower refer-
ence voltage increases the tim€ for the capacitor ' in the RC time 
delays to reach the reference Zener diode voltage. Through an 
oversight, new oscillog~ams were not taken. The subsystem opera-
tion due to the lengthened time delay is not impaired, however, 
because the effect of the longer time delay only allows more time 
for the converter to provide power of the proper quality. 
Power quality fault during isolated operation: This test 
showed that abnormal voltage circuits' provide protection for 
converter faults occurring during single subsystem operation. 
The OV and UV sensing circuits provide signals to a nominal 1.1-
second time delay (TD3) which trips the CCC and LBC contactors 
and provides a close signal to the TBC. Table XII lists the cali-
bration of the OV and UV sensing circuits. 
The oscillogram of figure 41 shows the result of an over-
voltage fault on a single subsystem (No.2). The subsystem is 
operating normally and an overvoltage fault is applied as evi-
denced by the rise in terminal voltage. (These charts are read 
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like figure 40.} The fault continues for 1.15 seconds at which 
time delay TD3 trips both the LBC and CCC shutting down the 
inverter. This is indicated by the output current being reduced 
to zero and the terminal voltage slowly decaying to zero. The 
slow decay in terminal voltage is due to the charge on the output 
filter capacitor. 
The subsystem C/P circuit provides proper operation for 
either OV or UV faults and the action was accomplished within the 
tolerance of time delay TD3. 
Differential current protection (Zone I): This test demon-
strated the protection provided for a ' Zone 1 (see figure I) fault. 
The differential current protection circuit operates immediately 
to trip the CCC and the LBC. Table XII and f .igure 42 show the 
variation in trip point as a function of load current. Note that 
the limits are exceeded for load currents below 1.5 amperes. 
There are two reasons for this variation. One is the non-
linearity in the output voltage of the transductor circuit for 
load currents near zero. The other is the nonlinearity in out-
put voltage of the differential amplifier. The output voltage 
characteristic of the transductor circuit is shown in figure 43. 
The slope of the curve is not steep and not linear near zero load 
current. For load currents near zero, the difference in output 
voltages of the transductor cirouits is small. This results in 
small difference in the voltage applied to the bases of the dif-
ferential amplifier transistors and a small output voltage from 
the differential amplifier. Therefore, a larger differential 
current is required to operate the protection circuit. When the 
transductor circuits are operating at a higher level of current, 
the output characteristics of the transductor circuits are oper-
ating on the steeper portion of the transductor output curve. A 
smaller difference in currents then results in a larger difference 
in input voltage to the bases of "the transistors of the differen-
tial amplifier. This increases the output voltage of the differ-
ential amplifier and results in a lower operating point for the 
DP · circuit. This condition results in a non-linear output of the 
differential amplifier with load causing. the differential protec-
~ion circuits trip point to vary with " lead. 
The differential amplifier also adds to the nonlinearity of 
the differential protection circuit at the lower values of load 
current. This is a result of the variation in gain characteris-
tics of two transistors in the differential amplifier. The gain 
of the transistors increases with collector current. At lower 
base voltages the transistor gain is lower, and a lower output 
voltage is provided by the differential amplifier. This also re-
quires a larger difference current to operate the differential 
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protection circuit. At higher operating values of load current, 
a larger voltage is applied to the base of the transistors, and 
they operate in an area of higher gain. This results in a large 
output voltage from the differential amplifier for the same dif-
ferential current. 
To minimize the nonlinearity of the differential protec-
tion circuit, the transductor circuit must be redesigned to pro-
vide a more linear output at the lower current levels. The dif-
ferential amplifier should also be modified to use transistors 
matched with respect to gain and with less variation in gain with 
base drive. 
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The circuit was not modified to eliminate the variation of 
the OP sensing circuit trip point because the intent of the cir-
cuit was demonstrated. Further, this type of operation might be 
advantageous for some applications since the decrease in sensi-
tivity occurs only at light load. Figure 42 shows that the max-
imum differential current (fault current) occurs at zero load 
current and is less than 50 percent of rated current. This means 
that the converter with a OP fault and no load current is at only 
50 percent load. Another point for not modifying the circuit at 
this time is the fact that the specification for the OP sensing 
circuit for the inverter system trips at a fault current equiva-
lent to 50 percent of rated current. , Therefore, even though the 
converter OP sensing circuit is outside the limits set for it, 
the circuit does ensure that an overcurrent beyond the rating of 
the converter is not sustained. 
The response of the OP circuit is shown in figure 44. The 
traces on figure 44 are read the same as those of figure 40. 
Note that all three contactors are closed at the time the OP fault 
is initiated. The fault is initiated by the sudden rise in cur-
rent. The average fault current is 13.5 amperes and the fault 
continues for 0.03 seconds at which time both the LBC and ICC are 
tripped. 
These oscillograms show that the converter C/P circuits pro-
vide proper contactor control to isolate a faulted feeder (Zone 
1) • 
Single subsystem, load-bus fault (Zone 2 overcurrent): This 
test deomonstrated that the C/P circuits provide protection ' for 
either a single subsystem paralleled to the tie bus or for an 
isolated (TBC tripped) subsystem. Figure 45 shows the result of 
a fault on load bus No.1. Note that all three contactors are 
closed. The application of the .fault is indicated by the sudden 
rise in current. After the initi~l transient the fault current is 
9 amperes. After 0.228 seconds, the TBC is tripped by time delay 
TC4. At this time T04 also initiates TD5. After an additional 
0.22 seconds, the LBC and CCC are tripped, isolating the faulted 
load bus from both the converter and ·the system tie bus. Of course, 
if the TBC were already tripped the same sequence of events would 
occur and the LBC and CCC would be tripped, in this case, after a 
total of 0.448 seconds. Table XII lists the length of these time 
delays and the calibration of the converter overcurrent sensor. 
Note that the tie-bus overcurrent sensing circuit did not 
initiate T06. This would manifest itself in earlier tripping 
of the TBC; the tie-bus over current sensing circuit is properly 
connected. 
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The oscillogram shows that the protection circuits provide 
the proper operation to isolate a faulted load bus from the tie 
bus and the associated converter when the subsystem is operating 
either as a single or as an isolated subsystem. 
Tie-bus fault on a single subsystem (Zone 3 overcurrent) : 
This test demonstrated that the protection circuits can dis tin-
quish between a load-bus and a tie-bus fault when only one sub-
system is connected to the tie bus. Figure 46 shows the operation 
of subsystem 1. The fault current for subsystem 1 is 9.1 amperes. 
After 0.226 seconds TD4 trips the TBC. This action removes the 
fault as is evidenced by the recovery. ~n terminal voltage and the 
reduction in converter current to the value just prior to the 
application of the fault. Since the fault is removed, time delay 
TD5 is not initiated, and the Subsystem then is operating in an 
isolated mode. Again, as for the load-bus fault, TD6 was not 
initiated and hence did not trip the TBC. 
The oscillogram shows that the protectlon circuits provide 
proper operation to isolate the subsystem from the tie bus but 
not from its load bus under a tie-bus fault condition. 
Automatic, parallel system operation. - This series of tests 
showed the automatic operation of a parallel converter system 
under normal and abnormal operating conditions. The "Converter 
Control and Protection" section of this report describes how the 
system should operate. 
Automatic paralleling: The sections "Converter Control and 
Protection" and "Converter Control and Protection Circuit DeSign" 
describe the conditions that must be met before a subsystem can 
parallel to an activated tie bus. The current sharing (load divi-
sion) after paralleling is indicated on each oscillogram. Load 
division under various steady-state loads is shown in table XIII. 
Figure 47 shows the system reaction to paralleling subsystem 
1 to subsystem 2. The lower traces show that all contactors of 
subsystem 2 are closed and that converter 2 is at nominal volt-
age and is supplying current to its load bus. The upper traces 
show the state of subsystem 1. After the CCC has been closed for 
5.52 seconds, converter No.1 builds up. After the initial build-
up transient, the voltage stabilizes to nominal conditions and 
TD2 is initiated. This operation takes 0.5 seconds at which time 
the LBC is closed and the inverter begins to supply current to 
load-bus No.1. TD7 is then initiated and after 0.41 seconds the 
TBC is closeO. The converters are now paralleled and begin to 
share load. The current transient after the TBC is closed is 
caused by the transient response of the load-division control 
circuits. After this transient the converters then divide load 
within the load-division limits of 0 to 0.49 amperes. 
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Table XIII. - Steady-state Load Division of Automatically 
Paralleled Converter Systems 
subsystem No. 1 Subsystem No. 2 Difference 
Vo ltage Current (I 1 ) Voltage Current 12 ) Current* 
(Volts) (Amps) (Volts) (Amps) (Amps) 
152 0.15 152.2 0.02 0.13 
151. 5 0.50 152 0.50 0 
151. 5 1.0 152.5 1. 25 -0.25 
152 2.0 152.5 1.89 0.11 
152 2.5 152.5 2.35 0.15 
--
4.0 -- 4.06 -0.06 
152 5.0 152.5 4.90 0.10 
* 11 -12' Limits: o to 0.49 amps 
Comparison of the length of time delay TD7 to the required 
length specified in table XII shows that TD7 in both systems is 
longer than specified. This is because these oscillograrns were 
taken prior to correcting the converter C/P voltage regulator. 
The only effect of the longer time delay on system performance 
is a slightly longer period before the TBC is closed. These tests 
were therefore not rerun. 
Figure 47 shows that the automatic C/P circuits provide the 
proper contactor sequencing to parallel any converter to a parallel 
system. 
Figures 48 and 49 show the operation of the Dead Tie Bus 
portion of the automatic paralleling circuits. Figure 48 shows an 
attempt to automatically parallel to a tie bus which has a voltage 
potential of between 5 and 130 volts applied to it. In this case, 
20 volts was applied to the tie bus and subsystem 1 started by 
closing CCC No.1. After the initial startup time delay, the LBe 
closed and began supplying current to load bus No.1. Because 
the tie bus had a potential of 20 volts, the dead-tie-bus circuit 
prevented the TBe from closing. After 1.9 seconds the TBe was 
not closed (the end of the oscillogram). Figure 49 is a continu-
ation of figure 48. At the beginning of figure 49 the TBC is 
139 
I 
I-' 
.;.. 
o 
. 
... 
'" 
Il,c 
<. r --f ,., I ------~ ·~I~u-r. ----~------------~1' 19~-VO-ltS,-il. -----.- ~ ~ y 
------r---::. 
-I 1:- ~,', : _ I' -t 
I 
ol ~"~t<1 ,r ._ 
., 
" , 
'J 
., 
,. 
____ ---J_ ~".p=======_-----------=-L=---
+ 
01 
Figure 47. - Automatic Paralleling Converter No.1 to Converter No.2 
I-' 
~ 
I-' 
i i 
i iND.1 
"jl~£4 
M 
I I I . 
S'ysrEf.1 cce CLOSE.D 
i I ; i' I 
I' . I I I 1 I : ' ; I I 
i I NO.1 I SYSTEM I uic CLO,fED 
: iIi I I I I i I 
. 1 NO. i SYs"E~ LIe 'O,rN 
. I 
! I I I I I I 
, i 
, I 
, I 
; I 
I 
'\ 
I 
I I 
I .••• _ ... } 
I I : 
I I I 
\1 
I I 
i /(0.1 SYSTEM LDRD 
I i I I I \ ! I" I, . 
I ! 
\ I 
1 1 
I ' I 
.--t I ! 
~7 flMPERES 
it 
ii 
I " 
, ; I 
I No.i SVST_11 T8e ope II. 
Figure 48. - Dead Tie Bus Protection - No Power Ready Tie 
Bus Voltage Exists 
I 
I 
.! 
I-' 
""" N 
, 
I 
I 
I 
I 
: I 
i I 
! I 
, I 
, I 
i 
i " 
I ~ 0.1 sec. 
M 
c cc eto see> 
I I i \ ,I 
I 'I • I ! 
' CLOSeD ' 
NO.1 SYSTE'M 
I, 1 : I ! I' : Nj).! ,s YSrt:M Lac. 
" ,I i ,: I I' 
I ! I I I I ,I I ,! I I I ! I : 1 I 
Ii' : ' I I Ii" " I 
I i I I I I 
I \ Ii, \ \ i I 
I I i I I ! I ,I I I I I I, : 
: r-- I--i-- [ ----T '-;-- i, I I i I I I I I 
,I I ! \ I !, Ll . ____ !}J~~lJ..$YSrE_'!)_LOR.D __ C(.(RReftlrl 
I I I I I I I I../. 7. . "qft1PER~S I I I I I I 
. I : I! I I \ I i I I 'NO.1 'J (sre,vl I rE.---'-CJ. Q.f.e-D 
: I I ! i i 
'I I I I 
'NO.! SYSTeM TBe 411 I ; i : ' I I , ,I ' I , I I :' I: 20-:-VO~T POTENTIAk. i OPEN REMOVED FROM TIEl BUS 
Figure 49. - Dead Tie Bus Protection - Removal of Abnormal Tie Bus Voltage 
still not closed. When the 20-volt potential was removed from 
the tie bus, the TBC immediately closed. Calibration of the dead-
tie-bus circuit showed that it would prevent the TBC from closing 
for any voltage above five volts. 
Load-division protection: These tests demonstrated that the 
load-division protection circuit trips the TBC when the current 
unbalance falls within the range shown in table XII. Because the 
calibration of the trip point is dependent on power-supply volt-
age and the magnitude of the total current being supplied to the 
system loads, a calibration curve is given in figure 50. The 
upper portion of figure 50 shows the calibration curves for the 
two possible directions of circulating current in the LDP cir-
cuit. The two schematic diagrams in the lower portion of figure 
50 show the test set-ups for achieving the calibration curves. 
Figure 50 shows that the trip points, shown by the cross-hatched 
areas, fall well within the established trip range. The effect 
of variations in power-supply voltage is shown by the bandwidth 
of the trip range. To show the operation of the C/P circuits, 
a load-division fault was simulated by opening the load-division 
control loop within the paralleled converters. " Figure 51 shows 
the result of a load-division fault. The fault is applied at the 
left edge of the oscillogram, the currents drift apart as shown 
in figure 51, and the TBC trips after 0.806 seconds, isolating 
the two converters. Since only two converters are present, one 
trip effectively makes the load~division control and load-division 
protection circuits inoperative. To show that both LDP circuits 
operate, the LDP circuit in subsystem 2 was disabled so that the 
LDP in subsystem 1 could operate. 
The load-division protection circuits sensed the fault con-
ditions and tripped the TBC as required. The type of load-divi-
sion protection used in these circuits does not provide selective 
tripping when only two subsystems make up the parallel system. 
Selective tripping, however, is not necessarily required since 
opening either TBC effectively isolates the subsystems and ren-
ders the load-division control and protection circuits inopera-
tive. "Converter Control and Protection Circuit Design" des-
cribes how selective tripping is accomplished when three or more 
inverters are paralleled. 
Differential current (Zone 1): This test demonstrated 
that faults in Zone 1 isolate a subsystem from the parallel system. 
(See discussion on differential current protection tests during 
automatic, single subsystem.) Figure 52 shows that prior to a 
Zone 1 fault, each converter is supplying approximately two 
amperes. During the fault, however, converter No.1 supplies 
12.7 amperes to the DP fault while converter No.2 increases its 
output current to only about four amperes. Converter No.1 sup-
plies the total Zone 1 fault current while inverter No. 2 assumes 
the total system load because the series diode in the DP sensing 
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circuit prevents reverse current in Zone 1. After the LBC No. 1 
is tripped, converter No. 2 picks up the total system load of 
about four amperes. 
Except for the variation in trip point, the differential 
current protection circuit performs as required. 
Load-bus overcurrent protection (Zone 2): This test demon-
strated that the control and protection sensing and logic circuits 
can locate and isolate an overcurrent fault. Table XII shows the 
measured trip points of the converter and the tie-bus overcurrent 
sensing circuits. A load-bus oveFcurrent fault will cause both 
overcurrent sensing circuits in a faulted subsystem to have an 
output; thus, time delays TD4 and TD6 are initiated. Figure 53 
shows the system operation for a fault on load bus No.2. Prior 
to the fault, both subsystems are operating paralleled and each 
is supplying current to the system. The fault is applied as 
evidenced by the sudden rise in current on both converters. After 
0.106 second (TD6), TBC No.1 is tripped. This action removes the 
fault from the parallel system; hence, converter No. 1 voltage 
recovers to nominal and its current decreases to the parallel 
system load (load bus No. 1 in this case). Converter No. 1 con-
tinues to feed the fault for an additional 0.338 seconds at which 
time LBC No. 2 and CCC No. 2 trip. Note that the TBC trips much 
sooner for load-bus faults in a parallel system than the same 
fault in a single subsystem (see figure 46). This is because the 
TBC sensing circuit is activated only in a parallel system; i.e., 
the tie bus is furnishing current to the faulted load bus. The 
LBC, however, trips in the same accumulated time (TD4 plus TD5). 
This oscillogram shows that the control and protection cir-
cuits provide the proper system operation for a load-bus fault. 
Tie-bus overcurrent protection (Zone 3): This test demon-
strated that a faulted tie bus results in all subsystems operating 
as isolated power sources. Figure 54 shows the system operation 
for a faulted tie bus. Note that the operation is the same as shown 
in figure 47 when a tie-bus fault occurs on a single subsystem. 
CONCLUSIONS 
This program efficiently and reliably accomplished and main-
tained automatic paralleling and protection of two or more static 
inverters and converters. The technology for achieving these 
functions was developed and the circuits resulting from this 
technology were verfied by tests on a two-channel parallel system. 
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The control and protection circuits can aid in increasing power 
system reliability by providing the ability to isolate faulty 
portions of a parallel electric power system. The degree to 
which reliability is improved is a function of system configura-
tion with respect to system capacity, load power demands, mission 
objectives, mission time, load priority requirements, and the 
like. 
System capacity and reliability are enhanced by providing a 
parallel electric power system with the following characteristics. 
(1) The total system capacity is provided by several power 
sources. 
(2) System load capacity is maintained with the loss of a 
predetermined number of power sources. 
(3) System load is provided through several load connec-
tion points (load busses). 
(4) System protection isolates system faults before damage 
occurs to any portion of the system while maintaining maximum 
load capacity. 
By dividing the system into three zones, it has been pos-
sible to evolve an approach to system protection by providing 
protection for each subsystem. This means that each subsystem 
can act independently of all others. 
The control and protection philosophy was developed by de-
termining the needs of the system. Using the logic diagrams, 
control and protection circuits were built and tested. The pri-
mary goals of extending the control and protection of the paral-
lel electromechanical system to the static power system were 
achieved. The systems tests showed that the paralleled inverters 
or paralleled converters can be automatically controlled and pro-
tected with little change in performance when compared to the 
original, manually controlled, paralleled systems. 
The means of synchronizing inverters during automatic paral-
leling provided minimum transient condition on the parallel system. 
This approach to automatic paralleling can be extended to any in-
verter with an internal countdown circuit operating from a common 
frequency reference. The synchronizing circuits can be simpli-
fied for parallel inverter systems whenever frequency transients 
are of little concern. 
The parallel converter system required a very small imped-
ance in the load-division control loop. A static, zero-impedance 
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switch was developed to provide this function. The "contact" 
drop was reduced from about 1.7 volts to about 0.1 volts. The 
use of this switch resulted in no increase in current-division 
error when compared to a mechanical relay or switch. And, the 
load-division protection circuit provided very close limits on 
the trip point, with changes in both load current and voltage 
applied to the control panel (26 to 30-volt range). 
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APPENDIX 
TRANSIENT CHARACTERISTICS OF STATIC CONVERTERS AND INVERTERS 
For either isolated or parallel system operation of static 
converters or inverters, transient conditions occur during which 
the basic system parameters of voltage, current., and (for ac sys-
tems only) frequency exceed their nominal limits. These condi-
tions are caused by the sudden application or removal of large 
system loads or removal of fault conditions. The transient con-
ditions exist for only short periods and are an inherent charac-
teristic of static converters/inverters and their voltage regu-
lating and load division control circuits. No damage to utiliza-
tion equipment or the converters/inverters themselves will occur 
for these conditions and no system protection against them is 
required. 
However, other transient or abnornal conditions of the basic 
system parameters may occur which are a resul~ of a failure in 
the basic control circuits . For these conditions automatic sys-
tem protection must be provided which is capable of distinguish-
ing between a normal system transient condition and an abnormal 
system condition. This is accomplished by using time delays, in 
conjunction with the system protection, sufficient to allow tran-
sient conditions to occur and steady-state conditions to be 
reached prior to operation 'of the protective circuits. The nor-
mal transient characteristics of the converter/inverter must be 
defined in order to determine the length of time delays required. 
During the first portion of this contract, system tests were 
conducted where both static converters and inverters were paral-
leled under various conditions of initial system load and volt-
age. From the results of these tests, the transient response 
characteristics of the converters and inverters were obtained, 
and the time delays necessary in the control and protection cir-
cuits were determined. The results of the above tests are sum-
marized below. 
Static converter transient response characteristics. - Three 
types of tests were conducted on the static converters. -Each is 
discussed below. 
(1) The first type of test consisted of paralleling two 
converters with identical initial loads and output voltages. The 
tests were run for initial system loads of 0, 25, 50, 75, 100, 
and 125 percent of rated load. 
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Review of these data shows that only very slight transients 
occurred for any of the above test conditions. Voltage changes 
were less than 5 volts from the initial voltage settlng. The 
time duration was less than 14 milliseconds. 
Since the transients caused by the above condition were so 
slight compared with those of paragraph (2) below, they were not 
considered in determining the maximum transient response of the 
static converters. 
(2) The second type of test consisted of paralleling two 
converters with large differences in initial load or applying a 
large load to parallel converters. 
The transients caused by these tests were the most severe 
obtained. The transients caused are shown in figures 55 and 56. 
Figure 55 is the oscillogram of the system voltage and cur-
rent transient caused by placing rated load on two paralleled, 
unloaded converters. This produced the most severe transient 
condition of all the tests conducted. The maxlmum time required 
for recovery of the system voltage was 56 milliseconds. A con-
siderable droop of system voltage occurred, reaching a minimum 
of 96 volts from an initial setting of 153 volts. 
(3) The third type of test was to parallel two fully loaded 
converters with different initial no-load voltage settings. The 
transient conditions that resulted were negligible compared with 
those obtained from the test of (2) above and were not considered 
in determining the maximum system transient response time. In-
formation contained in figure 56 was taken as the maximum time 
duration of the transients since the transient response charac-
teristic of the static converters is affected most severely by 
heavy loads. 
An additional 14 milliseconds was arbitrarily added to the 
response time to allow for variations that may occur within the 
converters and during system operation which may affect the 
transient response. The maximum response time of the converter 
is then taken as 70 milliseconds. This value is considered the 
minimum time delay to be provided for protection circuits that 
sense abnormal system parameters during transient conditions. 
The protection circuits will not operate during this time period. 
Static inverter transient response characteristics. - Four 
sets of tests were conducted on the static inverters. Each is 
briefly discussed below. 
(1) The first sequence of tests consisted of paralleling 
two inverters, each at 100 percent of rated load with the power 
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factors of 1.0, 0.75 lagging, 0.9 lagging and 0.9 leading. The 
transients produced during these tests were negligible and were 
not considered in determining the transient response of the 
static inverter. 
(2) The second sequence of tests consisted of paralleling 
inverters with unbalanced loads and suddenly applying loads to 
paralleled inverters. The maximum current transient produced 
under these conditions was 50 milliseconds. The transient oc-
curred when an inverter carrying rated load was paralleled to an 
unloaded inverter. Approximately the same transient was observed 
when rated load was suddenly applied to . two paralleled inverters. 
In the second case the inverter output voltage dropped from 115 
to 114.5 volts. Figure 57 is an oscillogram which illustrates 
the second case. 
(3) The third sequence of tests consisted of paralleling 
inverters with unequal input voltages, unloaded; and paralleling 
them with unequal output voltages, loaded with rated current for 
one inverter (at power factors of 1.0 and 0.75_ lagging). The 
maximum transient occurred at a power factor of 1.0. This tran-
sient was 40 milliseconds long. 
(4) The fourth sequence of tests consisted of starting a 
one-eighth horsepower motor with one inverter and then with two 
inverters in parallel. Figure 58 is an oscillogram which shows 
the transient caused when one inverter starts a one-eighth horse-
power motor. The output voltage in this test dropped initially 
to 75 percent of its original value. The transient caused was 
140 milliseconds long. 
Although the fourth test produced the most severe transients, 
a shorter time delay was used since the loads to be used for dem-
onstration purposes in this prog~am were constant. Except for 
the motor test, the most severe transient was 50 milliseconds in 
duration. Therefore, to ensure that system transients have time 
to decay, a minimum of 80 milliseconds was chosen for all time 
delays in the inverter system except for protection circuits 
where no time delays was provided. 
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